Patents by Inventor Wai Kit Victor So
Wai Kit Victor So has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230290736Abstract: An Integrated Circuit (IC) package has a ferrite-dielectric shield between planar transformer coils and a semiconductor chip. The shield blocks Electro-Magnetic Interference (EMI) generated by currents in transformer coils from reaching the semiconductor chip. Multiple layers of planar transformer coils serve as primary or secondary coils and can be connected together in series or parallel using center posts and coil extensions from outer coil windings to lead-frame risers that also have external package connectors such as pins or bonding balls. The center winding of an upper transformer coil connects to the semiconductor chip on a die attach pad through a center post that fits through an opening in the shield that is over the air core center of the transformer coil. Bonding wires connect pads on the semiconductor chip to lead-frame pads on lead-frame risers that end at external package connectors.Type: ApplicationFiled: March 14, 2022Publication date: September 14, 2023Inventors: Chik Wai (David) NG, Kwun Yuan (Godwin) HO, Ki Hin (Gary) CHOI, Tin Ho (Andy) WU, Wai Kit (Victor) SO
-
Publication number: 20230290735Abstract: An Integrated Circuit (IC) package has a ferrite-dielectric shield between a planar inductor coil and a semiconductor chip. The shield blocks Electro-Magnetic Interference (EMI) generated by currents in the inductor coil from reaching the semiconductor chip. The shield has a ferrite layer surrounded by upper and lower dielectric laminate layers to prevent electrical shorts. The center end of the inductor coil connects to the semiconductor chip through a center post that fits through an opening in the shield that is over the air core center of the inductor coil. The center post can connect to a die attach pad that the semiconductor chip is mounted to. Bonding wires connect pads on the semiconductor chip to lead-frame pads on lead-frame risers that end at external package connectors. The outer end of the inductor coil connects to lead-frame outer risers also having external package connectors such as pins or bonding balls.Type: ApplicationFiled: March 14, 2022Publication date: September 14, 2023Inventors: Chik Wai (David) NG, Kwun Yuan (Godwin) HO, Ki Hin (Gary) CHOI, Tin Ho (Andy) WU, Wai Kit (Victor) SO
-
Patent number: 11206014Abstract: A modulator spreads the spectrum of a generated clock to reduce Electro-Magnetic Interference (EMI). A capacitor is charged by a variable current to generate a ramp voltage that is compared to a reference to end a clock cycle and discharge the capacitor. An up-down counter drives a Digital-to-Analog Converter (DAC) that controls the variable charging current to provide triangle modulation. A smaller offset current is added or subtracted for cubic modulation when the up-down counter reaches its minimum count. A frequency divider that clocks the up-down counter also clocks a Linear-Feedback Shift-Register (LFSR) to that controls pseudo-random current sources that further modulate variable current and frequency. The LFSR is clocked with the up-down counter to modulate each frequency step, or only at the minimum count to randomly modulate at the minimum frequency. Binary-weighted bits from the up-down counter to the DAC are swapped to modulate the frequency step size.Type: GrantFiled: April 27, 2021Date of Patent: December 21, 2021Assignee: High Tech Technology LimitedInventors: Chik Wai (David) Ng, Wai Kit (Victor) So, Yuanzhe (Kevin) Xu, Ka Lok (Roy) Ng, Tin Ho (Andy) Wu
-
Patent number: 9306461Abstract: A power converter reduces output ripple without using an electrolytic primary-side capacitor that can reduce product lifetime. Primary-Side Regulation (PSR) using an auxiliary winding provides a regulated secondary voltage with some low-frequency ripple on a secondary winding of a transformer. A smaller secondary capacitor that is not an electrolytic capacitor filters the output of the secondary side. A bang-bang controller controls the secondary side current to reduce current ripple despite voltage ripple. The bang-bang controller has a series resistor and inductor in series with a load such as an LED. A voltage drop across the series resistor increases when a switch turns on. This increasing voltage drop toggles the switch off once an upper limit voltage is reached. The voltage drop then decreases as inductor current is shunted by a diode, until the voltage drop reaches a lower limit voltage and the switch toggles on again.Type: GrantFiled: June 26, 2014Date of Patent: April 5, 2016Assignee: Hong Kong Applied Science and Technology Research Institute Company, LimitedInventors: Po Wah Chang, Chik Wai (David) Ng, Hing Kit Kwan, Wai Kit (Victor) So, Shaobin Wu, Kwok Kuen (David) Kwong
-
Publication number: 20150381054Abstract: A power converter reduces output ripple without using an electrolytic primary-side capacitor that can reduce product lifetime. Primary-Side Regulation (PSR) using an auxiliary winding provides a regulated secondary voltage with some low-frequency ripple on a secondary winding of a transformer. A smaller secondary capacitor that is not an electrolytic capacitor filters the output of the secondary side. A bang-bang controller controls the secondary side current to reduce current ripple despite voltage ripple. The bang-bang controller has a series resistor and inductor in series with a load such as an LED. A voltage drop across the series resistor increases when a switch turns on. This increasing voltage drop toggles the switch off once an upper limit voltage is reached. The voltage drop then decreases as inductor current is shunted by a diode, until the voltage drop reaches a lower limit voltage and the switch toggles on again.Type: ApplicationFiled: June 26, 2014Publication date: December 31, 2015Inventors: Po Wah CHANG, Chik Wai (David) NG, Hing Kit KWAN, Wai Kit (Victor) SO, Shaobin WU, Kwok Kuen (David) KWONG
-
Patent number: 8780590Abstract: A fly-back power converter has a current-estimating control loop that senses the primary output current in a transformer to control the secondary output. A primary-side control circuit switches primary current through the transformer on and off. A discharge time when a secondary current through an auxiliary winding of the transformer is flowing is generated by sampling a voltage divider on an auxiliary loop for a knee-point. A normalized duty cycle is calculated by multiplying the discharge time by a current that is proportional to the switching frequency and comparing to a sawtooth signal having the switching frequency. The peak of a primary-side voltage is sensed from the primary current loop and converted to a current and multiplied by the normalized duty cycle to generate an estimated current. An error amp compares the estimated current to a reference to adjust the oscillator frequency and peak current to control primary switching.Type: GrantFiled: May 3, 2012Date of Patent: July 15, 2014Assignee: Hong Kong Applied Science & Technology Research Institute Company, Ltd.Inventors: Wai Kit (Victor) So, Hing Kit Kwan, Chik Wai (David) Ng, Po Wah (Patrick) Chang
-
Publication number: 20130294118Abstract: A fly-back power converter has a current-estimating control loop that senses the primary output current in a transformer to control the secondary output. A primary-side control circuit switches primary current through the transformer on and off. A discharge time when a secondary current through an auxiliary winding of the transformer is flowing is generated by sampling a voltage divider on an auxiliary loop for a knee-point. A normalized duty cycle is calculated by multiplying the discharge time by a current that is proportional to the switching frequency and comparing to a sawtooth signal having the switching frequency. The peak of a primary-side voltage is sensed from the primary current loop and converted to a current and multiplied by the normalized duty cycle to generate an estimated current. An error amp compares the estimated current to a reference to adjust the oscillator frequency and peak current to control primary switching.Type: ApplicationFiled: May 3, 2012Publication date: November 7, 2013Applicant: Hong Kong Applied Science & Technology Research Institute Company LimitedInventors: Wai Kit (Victor) SO, Hing Kit KWAN, Chik Wai (David) NG, Po Wah (Patrick) CHANG
-
Patent number: 8300431Abstract: A fly-back AC-DC power converter has a constant-current control loop that senses the primary output current in a transformer to control the secondary output without an expensive opto-isolator. A primary-side control circuit can use either a Quasi-Resonant (QR) or a Pulse-Width-Modulation (PWM) control loop to switch primary current through the transformer on and off. A feedback voltage is compared to a primary-side voltage sensed from the primary current loop to turn the switch on and off. A multiplier loop generates the feedback voltage using a multiplier. A level-shift inverter and a low-pass filter act as the multiplier by multiplying an off duty cycle of the switch by the feedback voltage to generate a filtered voltage. A high-gain error amp compares the filtered voltage to a reference voltage to generate the feedback voltage. The multiplier produces a simple relationship between the secondary current and the reference voltage, yielding simplified current control.Type: GrantFiled: March 5, 2010Date of Patent: October 30, 2012Assignee: Hong Kong Applied Science and Technology Research Institute Co., Ltd.Inventors: Chik Wai (David) Ng, Hing Kit Kwan, Po Wah (Patrick) Chang, Wai Kit (Victor) So, Kwok Kuen (David) Kwong
-
Patent number: 8188798Abstract: A frequency dithering circuit reduces emissions that cause Electro-Magnetic Interference (EMI) by spreading the spectrum of a clock. The clock sequences a counter that drives a digital count value to a digital-to-analog converter (DAC). The DAC outputs a sawtooth wave with a wide voltage swing. A subtractor scales down the voltage swing to produce a reduced-swing sawtooth wave which is used as an upper limit voltage. Comparators trigger a set-reset latch to toggle the clock when current pumps charge and discharge a capacitor beyond voltage limits. Since the upper limit voltage is the reduced sawtooth wave from the subtractor, the amount of time to charge the capacitor varies, dithering the period of the clock. The degree of dithering can be adjusted by programming the feedback resistance in the subtractor. The subtractor reduces the sensitivity of dithering to errors in the DAC, allowing for an inexpensive, less precise DAC.Type: GrantFiled: November 18, 2010Date of Patent: May 29, 2012Assignee: Hong Kong Applied Science and Technology Research Institute Company, Ltd.Inventors: Chi Tak (Gerry) Leung, Chik Wai (David) Ng, Hing Kit Kwan, Wai Kit (Victor) So, Po Wah (Patrick) Chang, Wing Cheong Mak, Kwok Kuen (David) Kwong
-
Publication number: 20120126901Abstract: A frequency dithering circuit reduces emissions that cause Electro-Magnetic Interference (EMI) by spreading the spectrum of a clock. The clock sequences a counter that drives a digital count value to a digital-to-analog converter (DAC). The DAC outputs a sawtooth wave with a wide voltage swing. A subtractor scales down the voltage swing to produce a reduced-swing sawtooth wave which is used as an upper limit voltage. Comparators trigger a set-reset latch to toggle the clock when current pumps charge and discharge a capacitor beyond voltage limits. Since the upper limit voltage is the reduced sawtooth wave from the subtractor, the amount of time to charge the capacitor varies, dithering the period of the clock. The degree of dithering can be adjusted by programming the feedback resistance in the subtractor. The subtractor reduces the sensitivity of dithering to errors in the DAC, allowing for an inexpensive, less precise DAC.Type: ApplicationFiled: November 18, 2010Publication date: May 24, 2012Applicant: Hong Kong Applied Science & Technology Research Institute Company LimitedInventors: Chi Tak (Gerry) LEUNG, Chik Wai (David) NG, Hing Kit KWAN, Wai Kit (Victor) SO, Po Wah CHANG, Wing Cheong MAK, Kwok Kuen KWONG
-
Patent number: 8072721Abstract: An electro-static-discharge (ESD) protection circuit protects core transistors. An internal node to the gate of an n-channel output transistor connects to the drain of an n-channel gate-grounding transistor to ground. The gate of the gate-grounding transistor is a coupled-gate node that is coupled by an ESD coupling capacitor to the output and to ground by an n-channel disabling transistor and a leaker resistor. The gate of the n-channel disabling transistor is connected to power and disables the ESD protection circuit when powered. An ESD pulse applied to the output is coupled through the ESD coupling capacitor to pulse high the coupled-gate node and turn on the gate-grounding transistor to ground the gate of the n-channel output transistor, which breaks down to shunt ESD current. The ESD pulse is prevented from coupling through a parasitic Miller capacitor of the n-channel output transistor by the gate-grounding transistor.Type: GrantFiled: June 10, 2009Date of Patent: December 6, 2011Assignee: Hong Kong Applied Science and Technology Research Institute Co., Ltd.Inventors: Kwok Kuen David Kwong, Chik Wai David Ng, Wai Kit Victor So, Hing Kit Kwan
-
Publication number: 20110216559Abstract: A fly-back AC-DC power converter has a constant-current control loop that senses the primary output current in a transformer to control the secondary output without an expensive opto-isolator. A primary-side control circuit can use either a Quasi-Resonant (QR) or a Pulse-Width-Modulation (PWM) control loop to switch primary current through the transformer on and off. A feedback voltage is compared to a primary-side voltage sensed from the primary current loop to turn the switch on and off. A multiplier loop generates the feedback voltage using a multiplier. A level-shift inverter and a low-pass filter act as the multiplier by multiplying an off duty cycle of the switch by the feedback voltage to generate a filtered voltage. A high-gain error amp compares the filtered voltage to a reference voltage to generate the feedback voltage. The multiplier produces a simple relationship between the secondary current and the reference voltage, yielding simplified current control.Type: ApplicationFiled: March 5, 2010Publication date: September 8, 2011Applicant: Hong Kong Applied Science & Technology Research Institute Company LimitedInventors: Chik Wai (David) Ng, Hing Kit Kwan, Po Wah Chang, Wai Kit (Victor) So, Kwok Kuen Kwong
-
Publication number: 20100315748Abstract: An electro-static-discharge (ESD) protection circuit protects core transistors. An internal node to the gate of an n-channel output transistor connects to the drain of an n-channel gate-grounding transistor to ground. The gate of the gate-grounding transistor is a coupled-gate node that is coupled by an ESD coupling capacitor to the output and to ground by an n-channel disabling transistor and a leaker resistor. The gate of the n-channel disabling transistor is connected to power and disables the ESD protection circuit when powered. An ESD pulse applied to the output is coupled through the ESD coupling capacitor to pulse high the coupled-gate node and turn on the gate-grounding transistor to ground the gate of the n-channel output transistor, which breaks down to shunt ESD current. The ESD pulse is prevented from coupling through a parasitic Miller capacitor of the n-channel output transistor by the gate-grounding transistor.Type: ApplicationFiled: June 10, 2009Publication date: December 16, 2010Applicant: Hong Kong Applied Science & Technology Research Institute Company LimitedInventors: Kwok Kuen Kwong, Chik Wai Ng, Wai Kit (Victor) SO, Hing Kit KWAN