Patents by Inventor Wan-Yih Lien
Wan-Yih Lien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7071478Abstract: A method and system is disclosed for directing charged particles on predetermined areas on a target semiconductor substrate. After aligning a wafer mask with a semiconductor wafer, with the wafer mask having one or more mask patterns thereon, the charged particles are directed to pass through the mask patterns to land on one or more selected areas on the semiconductor wafer.Type: GrantFiled: April 2, 2004Date of Patent: July 4, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen Chin Lin, Denny Tang, Li-shyue Lai, John Chern, Jyh-Chyurn Guo, Wan-Yih Lien
-
Publication number: 20050218346Abstract: A method and system is disclosed for directing charged particles on predetermined areas on a target semiconductor substrate. After aligning a wafer mask with a semiconductor wafer, with the wafer mask having one or more mask patterns thereon, the charged particles are directed to pass through the mask patterns to land on one or more selected areas on the semiconductor wafer.Type: ApplicationFiled: April 2, 2004Publication date: October 6, 2005Inventors: Wen Lin, Denny Tang, Li-shyue Lai, John Chern, Jyh-Chyurn Guo, Wan-Yih Lien
-
Method of forming a metal-insulator-metal capacitor structure in a copper damascene process sequence
Patent number: 6876027Abstract: A method of forming a metal-oxide-metal (MIM), capacitor structure wherein the fabrication procedures used for the MIM capacitor structure are integrated into a process sequence used to form damascene type copper interconnect structures for CMOS type devices, has been developed. The process sequence features a copper damascene connector located overlying exposed portions of a semiconductor substrate, and underlying the MIM capacitor structure. The MIM capacitor structure, comprised a capacitor dielectric layer sandwiched between conductive capacitor plates, is protected during several selective reactive ion etching patterning procedures by an overlying anti-reflective coating (ARC), insulator shape, and by insulator spacers located on the sides of the ARC shape and on the sides of a capacitor dielectric shape.Type: GrantFiled: April 10, 2003Date of Patent: April 5, 2005Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wan-Yih Lien, Chii-Ming M. Wu -
Publication number: 20040201057Abstract: A method of forming a metal-oxide-metal (MIM), capacitor structure wherein the fabrication procedures used for the MIM capacitor structure are integrated into a process sequence used to form damascene type copper interconnect structures for CMOS type devices, has been developed. The process sequence features a copper damascene connector located overlying exposed portions of a semiconductor substrate, and underlying the MIM capacitor structure. The MIM capacitor structure, comprised a capacitor dielectric layer sandwiched between conductive capacitor plates, is protected during several selective reactive ion etching patterning procedures by an overlying anti-reflective coating (ARC), insulator shape, and by insulator spacers located on the sides of the ARC shape and on the sides of a capacitor dielectric shape.Type: ApplicationFiled: April 10, 2003Publication date: October 14, 2004Applicant: Taiwan Semicondutor Manufacturing Co.Inventors: Wan-Yih Lien, Chii-Ming M. Wu
-
Patent number: 6673683Abstract: A method for forming a field effect transistor device within a semiconductor product employs a patterned dummy layer first as an ion implantation mask layer when forming a pair of source/drain regions, and then as a mandrel layer for forming a pair of patterned sacrificial layers which define an aperture of linewidth and location corresponding to the patterned dummy layer. A pair of sacrificial spacer layers and a gate electrode are then formed self-aligned within the aperture. The pair of patterned sacrificial layers and the pair of sacrificial spacer layers are then stripped and the gate electrode is employed as a mask for ion implanting forming a pair of lightly doped extension regions partially overlapping the pair of source/drain regions within the semiconductor substrate.Type: GrantFiled: November 7, 2002Date of Patent: January 6, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Yi-Ming Sheu, Yi-Ling Chan, Da-Wen Lin, Wan-Yih Lien, Carlos H. Diaz
-
Patent number: 6338993Abstract: A method for forming salicide on the peripheral logic region of the embedded DRAM without using a salicide block mask layer to protect the memory cell region of the embedded DRAM and without oxide wet dip to prevent oxide loss in the field oxide is disclosed. Additionally, the landing plug process in the memory cell region is performed by a self-aligned contact (SAC) etching process with a silicon nitride layer as an etching protective layer.Type: GrantFiled: August 18, 1999Date of Patent: January 15, 2002Assignee: Worldwide Semiconductor Manufacturing Corp.Inventor: Wan Yih Lien
-
Patent number: 6303955Abstract: A structure of dynamic random access memory with slanted active regions, comprising: a substrate; a plurality of slanted active regions formed on the substrate, wherein each of the plurality of slanted active regions has a bit line contact; a plurality of word line regions formed on the substrate to control transistors of the dynamic random access memory; a plurality of bit line regions formed on the substrate, wherein each of the bit line regions cross the bit line contact hole so that the bit line contact hole is completely covered by the bit line regions; a plurality of capacitors formed between the plurality of bit line regions.Type: GrantFiled: November 15, 1999Date of Patent: October 16, 2001Assignee: Worldwide Semiconductor Manufacturing Corp.Inventors: Wan-Yih Lien, Meng-Jaw Cheng
-
Publication number: 20010001495Abstract: A method for reducing a contact resistance is described. The method is suitable for a wafer that comprises a WSix layer, a native oxide on the WSix layer, and a dielectric layer surrounding and partially covering the WSix layer, wherein the dielectric layer has a contact hole exposing the native oxide. The wafer is placed into a vacuum system. A first polysilicon layer is deposited on the native oxide. The first polysilicon layer and the native oxide are annealed. A second polysilicon layer is formed on the WSix. The wafer is removed from a vacuum system.Type: ApplicationFiled: June 9, 1999Publication date: May 24, 2001Inventors: DAHCHENG LIN, WAN-YIH LIEN, MENG-JAW CHERNG
-
Patent number: 6211091Abstract: The invention describes a self-aligned etching process. A conductive layer and a first insulating layer are formed on a substrate in sequence, and then the conductive layer and the first insulating layer are patterned to form a plurality of stacks on desired regions. Subsequently, spacers are formed on sidewalls of each stack, and a stop layer is then formed on the substrate. A second insulating layer is formed on the substrate and is planarized. Portions of the second insulating layer are removed to form a plurality of openings and to expose portions of the stop layer located between spacers. The exposed stop layer is removed.Type: GrantFiled: August 12, 1999Date of Patent: April 3, 2001Assignee: Worldwide Semiconductor Mfg. Corp.Inventors: Wan-Yih Lien, Meng-Jaw Cherng
-
Patent number: 6136646Abstract: A method for manufacturing dynamic random access memory (DRAM) capacitor. A first insulation layer having a plurality of first plugs and second plugs therein is formed over a substrate. A plurality of bit lines is formed over the first insulation layer. Each bit line has a multiple of bit line contacts, and each bit line contact is connected electrically to one of the first plugs. A cap layer is formed on top of the bit lines and spacers are formed on the sidewalls of the bit lines. The spacers are formed in such a way that they are linked near the bit line contact of every pair of neighboring bit lines. A planarized second insulation layer is formed over the substrate. Using the cap layers, the spacers and the second plugs as stopping points, an etching operation is carried out to form the lower electrode openings of capacitors and node contact openings.Type: GrantFiled: June 9, 1999Date of Patent: October 24, 2000Assignee: Worldwide Semiconductor Manufacturing CorpInventors: Kung Linliu, Wan-Yih Lien
-
Patent number: 6124165Abstract: A method for making improved fuse elements by deleting redundant circuit elements on DRAM circuits is achieved. The method involves forming fuses from a second polycide layer having a Si.sub.3 N.sub.4 cap layer and sidewalls. Bit lines are also formed from the second polycide layer. After forming the node capacitors and the first metal (M1) interconnections, via holes are etched to M1 and concurrent fuse window openings are partially etched over the fuses. A tungsten metal plug in the via hole and a patterned second metal (M2) for interconnections are used to protect the via hole from overetching when the fuse window opening is completed. Next, a Si.sub.3 N.sub.4 layer and a polyimide layer are deposited to complete the passivation on the DRAM. The fuse window openings and openings to the bonding pads are etched using the polyimide layer as a single photoresist mask.Type: GrantFiled: May 26, 1999Date of Patent: September 26, 2000Assignee: Vanguard International Semiconductor CorporationInventor: Wan Yih Lien
-
Patent number: 6103623Abstract: A process for forming a tungsten plug structure, in a contact hole, without recessing of the tungsten plug, or of the adhesive and barrier layers, located on the sides of the contact hole, during the tungsten plug patterning procedure, has been developed. The process features a two stage, in situ RIE procedure, in which a photoresist shape, larger in width than the diameter of the contact hole, is used as a mask to allow patterning of an aluminum based layer, of an underlying tungsten, and of the barrier and adhesive layers. The result of the two stage, in situ RIE procedure is an aluminum based interconnect structure, overlying a tungsten plug structure, with the tungsten plug structure comprised of a tungsten plug, in a contact hole, protected during the patterning procedure by the overlying aluminum based interconnect structure.Type: GrantFiled: October 5, 1998Date of Patent: August 15, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Wan-Yih Lien, Yi-Ping Lee
-
Patent number: 6096579Abstract: A method for controlling the thickness of a passivation layer underlying with a fuse on a semiconductor device is disclosed herein. The anti-reflective coating on a metal layer is buried in the passivation layer, and the fuse is in a semiconductor device. The method includes the following steps. First, use a first etchant and Ar to etch the passivation layer till the anti-reflective coating is exposed, the first thickness of the passivation layer above the anti-reflective coating is smaller than the second thickness of the passivation layer above the fuse. Then, utilize a second etchant to etch the anti-reflective coating till the metal layer is exposed. The second etchant has a selectivity ratio from the anti-reflective coating to the passivation layer being at least 10. The second etchant mentioned above includes BCl.sub.3, Cl.sub.2, O.sub.2, and Ar.Type: GrantFiled: March 25, 1999Date of Patent: August 1, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Wen-Shiang Liao, Wan-Yih Lien
-
Patent number: 6080664Abstract: A method for creating a metal filled, high aspect ratio, contact opening, in thick insulator layers, allowing contact between a metal interconnect structure and a region of a semiconductor substrate, has been developed. The process features creating a stacked contact hole opening, comprised of a upper contact hole opening, of a specific diameter size, overlying a lower contact hole opening, having an opening larger in diameter than the opening used for the upper contact hole opening. The lower contact hole opening is created via an anisotropic RIE procedure, followed by a wet etch procedure, used to enlarge the diameter of the lower contact hole opening. The upper contact hole opening, created using an anisotropic RIE procedure, is formed using the original diameter opening, used previously for the pre-wet etched, lower contact hole opening, and is easily aligned to a metal filled, enlarged lower contact hole opening.Type: GrantFiled: May 29, 1998Date of Patent: June 27, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Sen-Huan Huang, Wan-Yih Lien, Yeur-Luen Tu
-
Patent number: 6074952Abstract: A method of forming a plurality of contact holes 70 in a semiconductor wafer uses a single step. The semiconductor wafer includes a dielectric layer 69 overlying a silicon substrate 51, a silicon nitride layer 67a, and a silicon oxynitride layer 63c. First, a photoresist 68 layer is developed on the dielectric layer. Prior to forming the dielectric layer, the silicon oxynitride layer is formed overlying a first conductive layer, and the silicon nitride layer is formed overlying a second conductive layer. Second, an etching step is performed to etch through the silicon oxynitride layer, the silicon nitride layer, a portion of the dielectric layer above the silicon oxynitride layer, and the silicon nitride layer to expose the silicon substrate 51, the first conductive layer 63a, and the second conductive layer 67c. The etching recipe includes a first chemistry and a second chemistry. The first chemistry includes C.sub.2 F.sub.6, C.sub.4 F.sub.8, CH.sub.3 F, and Ar.Type: GrantFiled: May 7, 1998Date of Patent: June 13, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Hao-Chieh Liu, Erik S. Jeng, Bi-Ling Chen, Wan-Yih Lien
-
Patent number: 6037216Abstract: A process for simultaneously forming storage node structures, for a DRAM cell, and an interconnect structure, for a peripheral region of a DRAM chip, has been developed. The process features the use of dual damascene procedures, with the first damascene procedure used to create the storage node, and interconnect structures, followed by a second damascene procedure, used to create plug structures, used to contact the underlying storage node and interconnect structures. This invention also features the use of SAC openings, allowing the formation of the SAC storage node structures to be realized.Type: GrantFiled: November 2, 1998Date of Patent: March 14, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Hao-Chieh Liu, Fu-Liang Yang, Wan-Yih Lien, Tzu-Shih Yen
-
Patent number: 6022776Abstract: A method for forming a DRAM cell of a DRAM circuit is disclosed. The DRAM circuit includes a periphery region and a cell region. The DRAM cell is in the cell region and comprises an access transistor and a capacitor. The access transistor has a gate, a source, and a drain. The periphery region includes a plurality of gates. The method comprises the deposition of a silicon oxynitride layer over the gates, the silicon oxynitride layer acting as a bottom anti-reflection coating. That portion of the silicon oxynitride layer that lies over the DRAM cell is removed. A landing pad is formed over the source of the access transistor and a bitline pad is formed over the drain of the transistor. Next, a first oxide layer is formed over the landing pad and the bitline pad. A capacitor is formed over the landing pad and a second oxide layer is formed over the capacitor.Type: GrantFiled: April 7, 1999Date of Patent: February 8, 2000Assignee: Worldwide Semiconductor Manufacturing CorporationInventors: Wan Yih Lien, Kung Linliu, Meng-Jaw Cherng
-
Patent number: 6001717Abstract: A method for making low-resistance contacts between polycide layers for local interconnections is achieved. The method is particularly useful for making low contact resistance R.sub.c between the tungsten polycide layers for local interconnections on the periphery of the DRAM chip. A first polycide layer is patterned to form FET gate electrodes and portions of local interconnections. An interlevel dielectric layer is deposited over the patterned first polycide layer. Contact openings are etched in the dielectric layer to the surface of the substrate and to the first polycide layer. A second polycide layer is deposited and patterned to form bit lines in the memory cell areas of the DRAM, while concurrently forming local interconnections in the peripheral device areas. A high-temperature rapid thermal anneal (RTA) is carried out to substantially reduce the contact resistance in the contact openings over the first polycide layer in the peripheral areas.Type: GrantFiled: February 12, 1999Date of Patent: December 14, 1999Assignee: Vanguard International Semiconductor CorporationInventor: Wan-Yih Lien