Patents by Inventor Wang Xiang
Wang Xiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240130580Abstract: A cleaning device includes a base, a positioning component, and a cleaning component, all mounted on the base. The positioning component includes a fixture and a side pushing member, the side pushing member located alongside the fixture. The side pushing member is used to push a workpiece into a limiting area of the fixture, where the fixture secures the workpiece in place. The cleaning component includes an exhaust member and a suction member. The exhaust member blows gas into contaminated holes, the gas is then sucked by the suction member.Type: ApplicationFiled: December 29, 2023Publication date: April 25, 2024Inventors: WANG-BIN YI, Xiao-Long Chen, Yong Zhu, Yu-Xiang Yao, Hao Chen
-
Patent number: 11953008Abstract: The present disclosure relates to an air conditioner and a compressor. The compressor includes: a first cylinder assembly, including a first cylinder body and a first sliding vane, a volume control assembly, including a pressure regulator; wherein the pressure regulator is provided with a storage cavity, and the storage cavity is communicated with the variable volume control cavity; wherein the first sliding vane is configured to slide in a reciprocating manner between the first compression cavity and the variable volume control cavity along the first sliding vane groove, to change the volume of the variable volume control cavity; and the refrigerant introduced into the variable volume control cavity flows between the variable volume control cavity and the storage cavity along with a change of the volume of the variable volume control cavity.Type: GrantFiled: October 31, 2019Date of Patent: April 9, 2024Assignee: GREE GREEN REFRIGERATION TECHNOLOGY CENTER CO., LTD. OF ZHUHAIInventors: Yanjun Hu, Peizhen Que, Liu Xiang, Yuanbin Zhai, Wang Miao
-
Publication number: 20240057488Abstract: A RRAM (resistive random-access memory) device includes a bottom electrode line, a top electrode island and a resistive material. The bottom electrode line is directly on a first metal structure. The top electrode island is disposed beside the bottom electrode line. The resistive material is sandwiched by a sidewall of the bottom electrode line and a sidewall of the top electrode island. The present invention also provides a method of forming the RRAM device.Type: ApplicationFiled: October 19, 2023Publication date: February 15, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chia-Ching Hsu, Wang Xiang, Shen-De Wang
-
Patent number: 11444095Abstract: A semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices, including a substrate with a first area and a second area, multiple double-diffused metal-oxide-semiconductor (DMOS) devices on the first area, wherein the double-diffused metal-oxide-semiconductor (DMOS) device includes a field oxide on the substrate, a first gate dielectric layer adjacent to the field oxide, and a first polysilicon gate on the field oxide and the first gate dielectric layer, and multiple memory units on the second area, wherein the memory unit includes an oxide-nitride-oxide (ONO) tri-layer and a second polysilicon gate on the oxide-nitride-oxide (ONO) tri-layer, wherein a top surface of the second polysilicon gate of the memory unit in the second area and a top surface of the first polysilicon gate of the double-diffused metal-oxide-semiconductor (DMOS) in the first area are on the same level.Type: GrantFiled: April 13, 2021Date of Patent: September 13, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wang Xiang, Chia-Ching Hsu, Shen-De Wang, Weichang Liu
-
Publication number: 20220246845Abstract: A RRAM (resistive random-access memory) device includes a bottom electrode line, a top electrode island and a resistive material. The bottom electrode line is directly on a first metal structure. The top electrode island is disposed beside the bottom electrode line. The resistive material is sandwiched by a sidewall of the bottom electrode line and a sidewall of the top electrode island. The present invention also provides a method of forming said RRAM device.Type: ApplicationFiled: March 9, 2021Publication date: August 4, 2022Inventors: Chia-Ching Hsu, Wang Xiang, Shen-De Wang
-
Patent number: 11387337Abstract: A memory device includes a main cell on a substrate, a first reference cell adjacent to one side of the main cell, and a second reference cell adjacent to another side of the main cell. Preferably, the main cell includes a first gate electrode on the substrate, a second gate electrode on one side of the first gate electrode and covering a top surface of the first gate electrode, a first charge trapping layer between the first gate electrode and the second gate electrode and including a first oxide-nitride-oxide (ONO) layer, a third gate electrode on another side of the first gate electrode and covering the top surface of the first gate electrode, and a second charge trapping layer between the first gate electrode and the third gate electrode and including a second ONO layer.Type: GrantFiled: December 24, 2020Date of Patent: July 12, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chun-Sung Huang, Shen-De Wang, Chia-Ching Hsu, Wang Xiang
-
Patent number: 11127752Abstract: A semiconductor device includes a substrate, having cell region and high-voltage region. A memory cell is on the substrate within the cell region. The memory cell includes a memory gate structure and a selection gate structure on the substrate. A first spacer is sandwiched between or respectively on sidewalls of the memory cell structure and the selection gate structure. First high-voltage transistor is on the substrate within the high-voltage region. A first composite gate structure of the first high-voltage transistor includes a first gate structure on the substrate, an insulating layer with a predetermined thickness on the substrate in a -like structure or an L-like structure at cross-section, and a second gate structure on the insulating layer along the -like structure or the L-like structure. The selection gate structure and the second gate structure are originated from a same preliminary conductive layer.Type: GrantFiled: February 21, 2020Date of Patent: September 21, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chia-Ching Hsu, Wang Xiang, Shen-De Wang, Chun-Sung Huang
-
Publication number: 20210265376Abstract: A semiconductor device includes a substrate, having cell region and high-voltage region. A memory cell is on the substrate within the cell region. The memory cell includes a memory gate structure and a selection gate structure on the substrate. A first spacer is sandwiched between or respectively on sidewalls of the memory cell structure and the selection gate structure. First high-voltage transistor is on the substrate within the high-voltage region. A first composite gate structure of the first high-voltage transistor includes a first gate structure on the substrate, an insulating layer with a predetermined thickness on the substrate in a -like structure or an L-like structure at cross-section, and a second gate structure on the insulating layer along the -like structure or the L-like structure. The selection gate structure and the second gate structure are originated from a same preliminary conductive layer.Type: ApplicationFiled: February 21, 2020Publication date: August 26, 2021Applicant: United Microelectronics Corp.Inventors: CHIA-CHING HSU, Wang Xiang, Shen-De Wang, Chun-Sung Huang
-
Publication number: 20210233924Abstract: A semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices, including a substrate with a first area and a second area, multiple double-diffused metal-oxide-semiconductor (DMOS) devices on the first area, wherein the double-diffused metal-oxide-semiconductor (DMOS) device includes a field oxide on the substrate, a first gate dielectric layer adjacent to the field oxide, and a first polysilicon gate on the field oxide and the first gate dielectric layer, and multiple memory units on the second area, wherein the memory unit includes an oxide-nitride-oxide (ONO) tri-layer and a second polysilicon gate on the oxide-nitride-oxide (ONO) tri-layer, wherein a top surface of the second polysilicon gate of the memory unit in the second area and a top surface of the first polysilicon gate of the double-diffused metal-oxide-semiconductor (DMOS) in the first area are on the same level.Type: ApplicationFiled: April 13, 2021Publication date: July 29, 2021Inventors: Wang Xiang, Chia-Ching Hsu, Shen-De Wang, Weichang Liu
-
Patent number: 11011535Abstract: A method of integrating memory and metal-oxide-semiconductor (MOS) processes is provided, including steps of forming an oxide layer and a nitride layer on a substrate, forming a field oxide in a first area by an oxidation process with the nitride layer as a mask, wherein the oxidation process simultaneously forms a top oxide layer on the nitride layer, removing the top oxide layer, the nitride layer and the oxide layer in the first area, forming a polysilicon layer on the substrate, and patterning the polysilicon layer into MOS units in the first area and memory units in a second area.Type: GrantFiled: December 22, 2019Date of Patent: May 18, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wang Xiang, Chia-Ching Hsu, Shen-De Wang, Weichang Liu
-
Publication number: 20210119004Abstract: A memory device includes a main cell on a substrate, a first reference cell adjacent to one side of the main cell, and a second reference cell adjacent to another side of the main cell. Preferably, the main cell includes a first gate electrode on the substrate, a second gate electrode on one side of the first gate electrode and covering a top surface of the first gate electrode, a first charge trapping layer between the first gate electrode and the second gate electrode and including a first oxide-nitride-oxide (ONO) layer, a third gate electrode on another side of the first gate electrode and covering the top surface of the first gate electrode, and a second charge trapping layer between the first gate electrode and the third gate electrode and including a second ONO layer.Type: ApplicationFiled: December 24, 2020Publication date: April 22, 2021Inventors: Chun-Sung Huang, Shen-De Wang, Chia-Ching Hsu, Wang Xiang
-
Patent number: 10916634Abstract: A method of fabricating a semiconductor device includes forming a memory gate and a hard mask layer on the memory gate, forming a select gate on a sidewall of the memory gate and the hard mask layer, performing a selective oxidation process to form an oxide layer on the hard mask layer and the select gate, wherein a portion of the oxide layer on the select gate is thicker than a portion of the oxide layer on the hard mask layer, and removing the oxide layer on the hard mask layer and the hard mask layer to expose a top surface of the memory gate.Type: GrantFiled: May 20, 2019Date of Patent: February 9, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei Xu, Wenbo Ding, Yu-Yang Chen, Wang Xiang
-
Patent number: 10903326Abstract: A method for fabricating semiconductor device includes the steps of: forming a first gate structure on a substrate; forming a second gate structure on the substrate and on one side of the first gate structure; forming a third gate structure on the substrate and on another side of the first gate structure; forming source/drain regions adjacent to the second gate structure and the third gate structure; and forming contact plugs to contact the first gate structure, the second gate structure, the third gate structure, and the source/drain regions.Type: GrantFiled: January 13, 2019Date of Patent: January 26, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chun-Sung Huang, Shen-De Wang, Chia-Ching Hsu, Wang Xiang
-
Publication number: 20200373164Abstract: A method of fabricating a semiconductor device includes forming a memory gate and a hard mask layer on the memory gate, forming a select gate on a sidewall of the memory gate and the hard mask layer, performing a selective oxidation process to form an oxide layer on the hard mask layer and the select gate, wherein a portion of the oxide layer on the select gate is thicker than a portion of the oxide layer on the hard mask layer, and removing the oxide layer on the hard mask layer and the hard mask layer to expose a top surface of the memory gate.Type: ApplicationFiled: May 20, 2019Publication date: November 26, 2020Inventors: WEI XU, WENBO DING, Yu-Yang Chen, Wang Xiang
-
Publication number: 20200227531Abstract: A method for fabricating semiconductor device includes the steps of: forming a first gate structure on a substrate; forming a second gate structure on the substrate and on one side of the first gate structure; forming a third gate structure on the substrate and on another side of the first gate structure; forming source/drain regions adjacent to the second gate structure and the third gate structure; and forming contact plugs to contact the first gate structure, the second gate structure, the third gate structure, and the source/drain regions.Type: ApplicationFiled: January 13, 2019Publication date: July 16, 2020Inventors: Chun-Sung Huang, Shen-De Wang, Chia-Ching Hsu, Wang Xiang
-
Patent number: 10699958Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes a first gate, a gate dielectric layer, a pair of second gates, a first spacer, and a second spacer. The first gate is disposed on a substrate. The gate dielectric layer is disposed between the first gate and the substrate. The pair of second gates are disposed on the substrate and respectively located at two sides of the first gate, wherein top surfaces of the pair of second gates are higher than a top surface of the first gate. The first spacer is disposed on sidewalls of the pair of second gates protruding from the top surface of the first gate and covers the top surface of the first gate. The second spacer is disposed between the gate dielectric layer and the pair of second gates, between the first gate and the pair of second gates, and between the first spacer and the pair of second gates.Type: GrantFiled: August 29, 2018Date of Patent: June 30, 2020Assignee: United Microelectronics Corp.Inventors: Wei-Chang Liu, Zhen Chen, Shen-De Wang, Wang Xiang, Wei Ta, Ling-Gang Fang, Shang Xue
-
Patent number: 10692875Abstract: A memory structure including a substrate, at least one stacked gate structure, a first spacer conductive layer, and a first contact is provided. The stacked gate structure is located on the substrate and includes a control gate. The control gate extends in a first direction. The first spacer conductive layer is located on one sidewall of the control gate and is electrically insulated from the control gate. The first spacer conductive layer includes a first merged spacer portion and a first non-merged spacer portion. A line width of the first merged spacer portion is greater than a line width of the first non-merged spacer portion. The first contact is connected to the first merged spacer portion. The memory structure can have a larger process window of contact.Type: GrantFiled: November 1, 2018Date of Patent: June 23, 2020Assignee: United Microelectronics Corp.Inventors: Wang Xiang, Chia-Ching Hsu, Chun-Sung Huang, Yung-Lin Tseng, Wei-Chang Liu, Shen-De Wang
-
Publication number: 20200119027Abstract: A memory structure including a substrate, at least one stacked gate structure, a first spacer conductive layer, and a first contact is provided. The stacked gate structure is located on the substrate and includes a control gate. The control gate extends in a first direction. The first spacer conductive layer is located on one sidewall of the control gate and is electrically insulated from the control gate. The first spacer conductive layer includes a first merged spacer portion and a first non-merged spacer portion. A line width of the first merged spacer portion is greater than a line width of the first non-merged spacer portion. The first contact is connected to the first merged spacer portion. The memory structure can have a larger process window of contact.Type: ApplicationFiled: November 1, 2018Publication date: April 16, 2020Inventors: WANG XIANG, CHIA-CHING HSU, CHUN-SUNG HUANG, YUNG-LIN TSENG, WEI-CHANG LIU, SHEN-DE WANG
-
Publication number: 20200043791Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes a first gate, a gate dielectric layer, a pair of second gates, a first spacer, and a second spacer. The first gate is disposed on a substrate. The gate dielectric layer is disposed between the first gate and the substrate. The pair of second gates are disposed on the substrate and respectively located at two sides of the first gate, wherein top surfaces of the pair of second gates are higher than a top surface of the first gate. The first spacer is disposed on sidewalls of the pair of second gates protruding from the top surface of the first gate and covers the top surface of the first gate. The second spacer is disposed between the gate dielectric layer and the pair of second gates, between the first gate and the pair of second gates, and between the first spacer and the pair of second gates.Type: ApplicationFiled: August 29, 2018Publication date: February 6, 2020Applicant: United Microelectronics Corp.Inventors: Wei-Chang Liu, Zhen Chen, Shen-De Wang, Wang Xiang, Wei Ta, Ling-Gang Fang, Shang Xue
-
Patent number: 10312249Abstract: A method for forming a semiconductor device is provided, including providing a substrate having a first area comprising first semiconductor structures and a second area, wherein one of the first semiconductor structures comprises a memory gate made of a first polysilicon layer, and a second semiconductor structure comprises a second polysilicon layer disposed within the second area on the substrate; forming an organic material layer on the first semiconductor structures within the first area and on the second polysilicon layer within the second area; and patterning the organic material layer to form a patterned organic material layer, and the organic material layer exposing the memory gates of the first semiconductor structures, wherein a first pre-determined region and a second pre-determined region at the substrate are covered by the patterned organic material layer.Type: GrantFiled: November 9, 2017Date of Patent: June 4, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei-Chang Liu, Zhen Chen, Shen-De Wang, Chuan Sun, Wei Ta, Wang Xiang