Patents by Inventor Warren Kruger
Warren Kruger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220226502Abstract: The present disclosure provides enzyme replacement therapy using gene therapy vectors, such as adeno-associated virus (AAV) vectors expressing human Cystathionine Beta-Synthase (CBS) to reduce the amount of serum homocysteine (Hcy) and increase the amount of downstream metabolites, such as cystathionine and cysteine (Cys), which can be used for treatment of diseases, such as homocystinuria and homocysteine remethylation disorders.Type: ApplicationFiled: June 2, 2020Publication date: July 21, 2022Inventors: Warren Kruger, Hyung-Ok Lee, Stephen Kaminsky, Ronald Crystal, Dolan Sondhi
-
Patent number: 9436398Abstract: A memory and a method of storing data in a memory are provided. The memory comprises a memory block comprising data bits and additional bits. The memory includes logic which, when receiving a first command, writes data into the data bits of the memory block, wherein the data is masked according to a first input. The logic, in response to a second command, writes data into the data bits of the memory block and writes a second input into the additional bits of the memory block.Type: GrantFiled: June 2, 2015Date of Patent: September 6, 2016Assignee: Advanced Micro Devices, Inc.Inventors: James O'Connor, Warren Kruger
-
Publication number: 20150261472Abstract: A memory and a method of storing data in a memory are provided. The memory comprises a memory block comprising data bits and additional bits. The memory includes logic which, when receiving a first command, writes data into the data bits of the memory block, wherein the data is masked according to a first input. The logic, in response to a second command, writes data into the data bits of the memory block and writes a second input into the additional bits of the memory block.Type: ApplicationFiled: June 2, 2015Publication date: September 17, 2015Applicant: ADVANCED MICRO DEVICES, INC.Inventors: James O'Connor, Warren Kruger
-
Patent number: 9064606Abstract: A memory and a method of storing data in a memory are provided. The memory comprises a memory block comprising data bits and additional bits. The memory includes logic which, when receiving a first command, writes data into the data bits of the memory block, wherein the data is masked according to a first input. The logic, in response to a second command, writes data into the data bits of the memory block and writes a second input into the additional bits of the memory block.Type: GrantFiled: December 20, 2012Date of Patent: June 23, 2015Assignee: Advanced Micro Devices, Inc.Inventors: James O'Connor, Warren Kruger
-
Publication number: 20140177362Abstract: A memory and a method of storing data in a memory are provided. The memory comprises a memory block comprising data bits and additional bits. The memory includes logic which, when receiving a first command, writes data into the data bits of the memory block, wherein the data is masked according to a first input. The logic, in response to a second command, writes data into the data bits of the memory block and writes a second input into the additional bits of the memory block.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: Advanced Micro Devices, Inc.Inventors: James O'CONNOR, Warren Kruger
-
Patent number: 8732415Abstract: In various embodiments, dedicated mask pins are eliminated by sending a data mask on address lines of the interface. A memory controller receives a request for a memory write operation from a memory client and determines the granularity of the write data from a write data mask sent by the client. Granularity, as used herein, indicates a quantity of write data to which each bit of the received write data mask applies. In an embodiment, the memory controller generates a particular write command and a particular write data mask based on the granularity of the write data. The write command generated is typically the most efficient of several write commands available, but embodiments are not so limited. The write command is transmitted on command lines of the interface, and the write data mask is transmitted on address lines of the interface.Type: GrantFiled: February 26, 2013Date of Patent: May 20, 2014Assignee: ATI Technologies ULCInventors: Xiaoling Xu, Warren Kruger
-
Publication number: 20130303401Abstract: Systems, methods, and computer readable media for diagnosing or characterizing kidney cancer based on serum amino acid profiles are provided. Serum amino acid concentrations, and optionally also serum creatinine concentration, are determined in serum obtained from a subject and compared against reference concentration profiles. The condition or prognosis of the subject may be determined based on comparisons of patient samples with reference profiles.Type: ApplicationFiled: January 13, 2012Publication date: November 14, 2013Inventors: Warren Kruger, Alaaeldin Mustafa
-
Patent number: 8489752Abstract: A system and method for controlling communications between a plurality of clients and a central component. An embodiment of the invention includes one or more buses that connect the clients and the central component. This embodiment also includes a control module that is configured to receive ASK messages from the clients and issue GO commands to the clients. Each ASK message represents a request from a client to access the central component. Each GO command to the client represents permission for that client to access the central component. The control module comprises delay stages that delay the GO command. The delays may be different from client to client. The number of delay stages is chosen so that for all clients, the delay between the issuance of a GO command and the receipt at the central component of communications from the clients is the same.Type: GrantFiled: May 29, 2009Date of Patent: July 16, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Warren Kruger, Zohair Hyder, Elene Terry, Xidong Wang
-
Publication number: 20090313323Abstract: A system and method for controlling communications between a plurality of clients and a central component. An embodiment of the invention includes one or more buses that connect the clients and the central component. This embodiment also includes a control module that is configured to receive ASK messages from the clients and issue GO commands to the clients. Each ASK message represents a request from a client to access the central component. Each GO command to the client represents permission for that client to access the central component. The control module comprises delay stages that delay the GO command. The delays may be different from client to client. The number of delay stages is chosen so that for all clients, the delay between the issuance of a GO command and the receipt at the central component of communications from the clients is the same.Type: ApplicationFiled: May 29, 2009Publication date: December 17, 2009Applicant: Advanced Micro Devices, Inc.Inventors: Warren Kruger, Zohair Hyder, Elene Terry, Xidong Wang
-
Publication number: 20070288721Abstract: Described herein are systems and methods that reduce the latency which may occur when a level one (L1) cache issues a request to a level two (L2) cache, and that ensure that a translation requests sent to an L2 cache are flushed during a context switch. Such a system may include a work queue and a cache (such as an L2 cache). The work queue comprises a plurality of state machines, each configured to store a request for access to memory. The state machines can monitor requests that are stored in the other state machines and requests that the other state machines issue to the cache. A state machine only sends its request to the cache if another state machine is not already awaiting translation data relating to the that request. In this way, the request/translation traffic between the work queue and the cache can be significantly reduced.Type: ApplicationFiled: August 16, 2007Publication date: December 13, 2007Applicant: Advanced Micro Devices, Inc.Inventors: Warren Kruger, Wade Smith
-
Publication number: 20070073996Abstract: The present invention is directed to a method, computer program product, and system for processing memory access requests. The method includes the following features. First, page table entries of a page table are organized into at least one fragment that maps logical memory to at least one of logical memory or physical memory. The at least one fragment has a fragment size and an alignment boundary. Then, a subset of the page table entries stored in one of a plurality of cache banks is accessed to determine a mapping between a first logical memory address and at least one of a second logical memory address or a physical memory address. Each cache bank is configured to store at least one page table entry corresponding to a fragment of a predetermined set of fragment sizes and a predetermined alignment boundary.Type: ApplicationFiled: October 13, 2006Publication date: March 29, 2007Applicant: ATI Technologies Inc.Inventors: Warren KRUGER, Wade Smith
-
Patent number: D963283Type: GrantFiled: June 26, 2018Date of Patent: September 6, 2022Assignee: GREYSTONE LOGISTICS, INC.Inventors: Warren Kruger, Jon Nommensen