Patents by Inventor Wataru Ochiai
Wataru Ochiai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9536121Abstract: A semiconductor chip transmits a request signal which requests notification of the setting state of a chip identifier to another semiconductor chip connected to one of the upstream and downstream, receives a response signal indicating the setting state of the chip identifier and the value of the chip identifier, as a response to the request signal, and performs a chip identifier setting process based on the response signal. When receiving a request signal from another semiconductor chip connected to the other of the upstream and downstream, the semiconductor chip transmits a response signal indicating the setting state of the chip identifier and the value of the chip identifier, as a response to the request signal.Type: GrantFiled: June 5, 2014Date of Patent: January 3, 2017Assignee: CANON KABUSHIKI KAISHAInventors: Yasuhiro Kato, Wataru Ochiai
-
Patent number: 9330025Abstract: A memory control circuit is configured to take a priority for each transfer instruction into account but not the priority in a memory access unit, and thus processing of a high-priority transfer instruction received during a memory access needs to wait for a long time. The memory control apparatus divides the received transfer instruction into a memory access unit and, when the transfer instruction having a higher priority is received during the memory access, the memory access based on a low-priority transfer instruction is interrupted and starts the memory access based on the high-priority transfer instruction.Type: GrantFiled: July 26, 2013Date of Patent: May 3, 2016Assignee: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai
-
Patent number: 9053247Abstract: By connecting, to a bus bridge according to a configuration of a bus system, a monitor circuit including an activation control circuit generating a counter activation signal from an input monitor activation signal, a counter circuit, activated by the counter activation signal, counting the transfer number using a signal of bridge transfer completion indicating an issuance of one transfer from a bus bridge, and outputting a count completion signal when the transfers of the same number as that stuck in the bus bridge indicated by the signal of the transfer number stuck in the bridge is issued when being activated, and a completion control circuit outputting a monitor completion signal upon receiving the count completion signal from the counter circuit, consistency of data may be guaranteed in any bus system without changing the configuration of the bus bridge based on the number of masters accessing the bus bridge.Type: GrantFiled: November 17, 2011Date of Patent: June 9, 2015Assignee: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai
-
Publication number: 20140368319Abstract: A semiconductor chip transmits a request signal which requests notification of the setting state of a chip identifier to another semiconductor chip connected to one of the upstream and downstream, receives a response signal indicating the setting state of the chip identifier and the value of the chip identifier, as a response to the request signal, and performs a chip identifier setting process based on the response signal. When receiving a request signal from another semiconductor chip connected to the other of the upstream and downstream, the semiconductor chip transmits a response signal indicating the setting state of the chip identifier and the value of the chip identifier, as a response to the request signal.Type: ApplicationFiled: June 5, 2014Publication date: December 18, 2014Inventors: Yasuhiro Kato, Wataru Ochiai
-
Patent number: 8856465Abstract: Memory accesses to a memory device that is in a power saving mode depend on the order of the issuance thereof. Thus, a period of time during which the memory is placed in the power saving mode is sometimes shortened, resulting in less effective power savings. A memory control apparatus, which is connected with a plurality of masters and a plurality of memories having a power saving mode, arbitrates memory accesses from the plurality of the masters, monitors whether each of the plurality of the memories is in the power saving state, and determines the priorities of the memory accesses according to the result of the detection of the power saving mode.Type: GrantFiled: September 2, 2011Date of Patent: October 7, 2014Assignee: Canon Kabushiki KaishaInventors: Makoto Fujiwara, Wataru Ochiai
-
Patent number: 8762676Abstract: A memory access control device for controlling access to a plurality of memory devices with differing latency, controls, when performing a first access and then a second access, the timing of performing the second access, according to a memory device accessed in the first access and a memory device accessed in the second access.Type: GrantFiled: July 10, 2013Date of Patent: June 24, 2014Assignee: Canon Kabushiki KaishaInventor: Wataru Ochiai
-
Publication number: 20140047206Abstract: A memory control circuit is configured to take a priority for each transfer instruction into account but not the priority in a memory access unit, and thus processing of a high-priority transfer instruction received during a memory access needs to wait for a long time. The memory control apparatus divides the received transfer instruction into a memory access unit and, when the transfer instruction having a higher priority is received during the memory access, the memory access based on a low-priority transfer instruction is interrupted and starts the memory access based on the high-priority transfer instruction.Type: ApplicationFiled: July 26, 2013Publication date: February 13, 2014Applicant: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai
-
Publication number: 20130297896Abstract: A memory access control device for controlling access to a plurality of memory devices with differing latency, controls, when performing a first access and then a second access, the timing of performing the second access, according to a memory device accessed in the first access and a memory device accessed in the second access.Type: ApplicationFiled: July 10, 2013Publication date: November 7, 2013Inventor: Wataru Ochiai
-
Patent number: 8516214Abstract: A memory access control device for controlling access to a plurality of memory devices with differing latency, controls, when performing a first access and then a second access, the timing of performing the second access, according to a memory device accessed in the first access and a memory device accessed in the second access.Type: GrantFiled: September 10, 2008Date of Patent: August 20, 2013Assignee: Canon Kabushiki KaishaInventor: Wataru Ochiai
-
Patent number: 8467444Abstract: An information processing system for performing processing of dividing a moving image into tiles and packetizing and outputting information corresponding to each tile includes a process time measuring packet generation unit adapted to generate and transmit a process time measuring packet in which a packet sending time is set to measure a packet process time, a packet process time measuring unit adapted to measure, based on the packet sending time set in the process time measuring packet and the reception time of the process time measuring packet, the packet process time necessary for processing a packet, a determination unit adapted to determine, based on the packet process time, the timestamp of the moving image divided into the tiles, and a packetization unit adapted to execute processing of packetizing and outputting the timestamp and the information of the moving image divided into the tiles.Type: GrantFiled: June 15, 2009Date of Patent: June 18, 2013Assignee: Canon Kabushiki KaishaInventors: Masayuki Odagawa, Wataru Ochiai, Akihiro Takamura
-
Publication number: 20120137033Abstract: By connecting, to a bus bridge according to a configuration of a bus system, a monitor circuit including an activation control circuit generating a counter activation signal from an input monitor activation signal, a counter circuit, activated by the counter activation signal, counting the transfer number using a signal of bridge transfer completion indicating an issuance of one transfer from a bus bridge, and outputting a count completion signal when the transfers of the same number as that stuck in the bus bridge indicated by the signal of the transfer number stuck in the bridge is issued when being activated, and a completion control circuit outputting a monitor completion signal upon receiving the count completion signal from the counter circuit, consistency of data may be guaranteed in any bus system without changing the configuration of the bus bridge based on the number of masters accessing the bus bridge.Type: ApplicationFiled: November 17, 2011Publication date: May 31, 2012Applicant: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai
-
Patent number: 8169852Abstract: A circuit configured to change a mode of a plurality of memory devices having a power saving mode includes a command queue configured to hold memory access, and a cancellation unit configured to cancel the power saving mode of target devices of the memory access held up to a predetermined stage of the command queue.Type: GrantFiled: May 5, 2010Date of Patent: May 1, 2012Assignee: Canon Kabushiki KaishaInventor: Wataru Ochiai
-
Publication number: 20120072681Abstract: Memory accesses to a memory device that is in a power saving mode depend on the order of the issuance thereof. Thus, a period of time during which the memory is placed in the power saving mode is sometimes shortened, resulting in less effective power savings. A memory control apparatus, which is connected with a plurality of masters and a plurality of memories having a power saving mode, arbitrates memory accesses from the plurality of the masters, monitors whether each of the plurality of the memories is in the power saving state, and determines the priorities of the memory accesses according to the result of the detection of the power saving mode.Type: ApplicationFiled: September 2, 2011Publication date: March 22, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Makoto Fujiwara, Wataru Ochiai
-
Publication number: 20100287391Abstract: A circuit configured to change a mode of a plurality of memory devices having a power saving mode includes a command queue configured to hold memory access, and a cancellation unit configured to cancel the power saving mode of target devices of the memory access held up to a predetermined stage of the command queue.Type: ApplicationFiled: May 5, 2010Publication date: November 11, 2010Applicant: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai
-
Publication number: 20090327623Abstract: A memory controller includes a plurality of bus interfaces and a memory controller core configured to control a command and data issued from the plurality of bus interfaces and to write or read the command and the data into and from the memory. The memory controller core includes a command control unit configured to receive a plurality of commands issued from the plurality of bus interfaces and to reorder and store the plurality of commands and a write data control unit configured to receive a plurality of pieces of write data issued from the plurality of bus interfaces in a sequence that the command control unit receives the write commands and to output the write data based on the reordered result of the command control unit. Accordingly, latency can be minimized between the memory controller and the memory and downsizing of a circuit of the memory controller can be achieved.Type: ApplicationFiled: June 30, 2009Publication date: December 31, 2009Applicant: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai
-
Publication number: 20090310670Abstract: An information processing system for performing processing of dividing a moving image into tiles and packetizing and outputting information corresponding to each tile includes a process time measuring packet generation unit adapted to generate and transmit a process time measuring packet in which a packet sending time is set to measure a packet process time, a packet process time measuring unit adapted to measure, based on the packet sending time set in the process time measuring packet and the reception time of the process time measuring packet, the packet process time necessary for processing a packet, a determination unit adapted to determine, based on the packet process time, the timestamp of the moving image divided into the tiles, and a packetization unit adapted to execute processing of packetizing and outputting the timestamp and the information of the moving image divided into the tiles.Type: ApplicationFiled: June 15, 2009Publication date: December 17, 2009Applicant: CANON KABUSHIKI KAISHAInventors: Masayuki Odagawa, Wataru Ochiai, Akihiro Takamura
-
Publication number: 20090094432Abstract: A memory access control device for controlling access to a plurality of memory devices with differing latency, controls, when performing a first access and then a second access, the timing of performing the second access, according to a memory device accessed in the first access and a memory device accessed in the second access.Type: ApplicationFiled: September 10, 2008Publication date: April 9, 2009Applicant: CANON KABUSHIKI KAISHAInventor: Wataru Ochiai