Patents by Inventor Wayne M. Paulson
Wayne M. Paulson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6958265Abstract: A process of forming a device with nanoclusters. The process includes forming nanoclusters (e.g. silicon nanocrystals) and forming an oxidation barrier layer over the nanoclusters to inhibit oxidizing agents from oxidizing the nanoclusters during a subsequent formation of a dielectric of the device. At least a portion of the oxidation barrier layer is removed after the formation of the dielectric. In one example, the device is a memory wherein the nanoclusters are utilized as charge storage locations for charge storage transistors of the memory. In this example, the oxidation barrier layer protects the nanoclusters from oxidizing agents due to the formation of gate dielectric for high voltage transistors of the memory.Type: GrantFiled: September 16, 2003Date of Patent: October 25, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Robert F. Steimle, Ramachandran Muralidhar, Wayne M. Paulson, Rajesh A. Rao, Bruce E. White, Jr., Erwin J. Prinz
-
Patent number: 6218200Abstract: A multi-level registration control system for a photolithography process includes a photolithography device that prints first, second and third layers on a wafer. A first overlay mark defines overlay errors in a first direction between the first and third layer. The first overlay mark also defines overlay errors between the second and third layers. An overlay measurement device measures the overlay errors and generates an overlay signal. A feedback controller is connected to the overlay measurement device and the photolithography device. The feedback controller receives the overlay error signal and generates and transmits an alignment correction signal to the photolithography device. The first overlay mark is a box-in-box overlay mark or a frame-in-frame overlay mark. By providing a single overlay mark to align three layers, the multi-layer overlay control system reduces scribe grid area and saves useful silicone surface area.Type: GrantFiled: July 14, 2000Date of Patent: April 17, 2001Assignee: Motorola, Inc.Inventors: Gong Chen, Robert D. Colclasure, Jr., Wayne M. Paulson
-
Patent number: 5918147Abstract: Antireflective layers (54, 86, and 109) have been developed that have discrete portions (541, 542, 861, 862, 863, 1091, and 1092). The discrete portions (541, 542, 861, 862, 863, 1091, and 1092) allow the antireflective layers (54, 86, and 109) to be used in many instances where using a single layer of uniform composition would be difficult or impossible. Alternatively, a single antireflective layer with a continuously graded composition can be used.Type: GrantFiled: March 29, 1995Date of Patent: June 29, 1999Assignee: Motorola, Inc.Inventors: Stanley M. Filipiak, Ted R. White, T. P. Ong, Jung-Hui Lin, Wayne M. Paulson, Bernard J. Roman
-
Patent number: 5037777Abstract: The disclosed invention is a method for fabricating a multi-layer semiconductor device using selective planarization. In accordance with one embodiment of the invention, conductive members are formed on a substrate and a first insulating layer is deposited onto the substrate and the conductive members. A second insulating layer, which has a lower flow temperature than the flow temperature of the first layer, is deposited onto the first layer. A photoresist mask is patterned and developed to form a window which exposes an area between the conductive members. The device is preferentially etched such that only the exposed areas of the second insulating layer are removed, leaving the first insulating layer intact. An anisotropic etch is used to remove portions of the first insulating layer, leaving spacers along the edges of the conductive members. The photoresist mask is removed and a heating step is performed which flows the remaining portions of the second insulating layer, but not the first layer.Type: GrantFiled: July 2, 1990Date of Patent: August 6, 1991Assignee: Motorola Inc.Inventors: Thomas C. Mele, Wayne M. Paulson, Frank K. Baker, Michael P. Woo
-
Patent number: 4997790Abstract: A self-aligned contact is formed in a multi-layer semiconductor device. In one form, conductive members are formed overlying a substrate material and a first insulating layer is deposited overlying the substrate material and the conductive members. A film of material is deposited on the first insulating layer and the film of material is patterned to form a sacrificial plug in an area where a contact is to be made. A second insulating layer is deposited on the device, and the device is made substantially planar. The second insulating layer is etched back to expose the sacrificial plug. The sacrificial plug is removed by selectively etching the device such that the first and second insulating layers are left substantially unaltered. An anisotropic etch of the device is performed to expose an area of the substrate material on which a contact is to be made, and to simultaneously form sidewall spacers along edges of the conductive members.Type: GrantFiled: August 13, 1990Date of Patent: March 5, 1991Assignee: Motorola, Inc.Inventors: Michael P. Woo, Thomas C. Mele, Wayne J. Ray, Wayne M. Paulson
-
Patent number: 4956314Abstract: A method for differentially etching silicon nitride, preferably formed in a hydrogen free environment, wherein hydrogen is implanted into various regions of the silicon nitride. The silicon nitride may then be etched by a number of different etchants, some of which will etch the implanted regions appreciably faster and others which will etch the non-implanted regions more quickly. This method is especially useful in the fabrication of self-aligned gate devices.Type: GrantFiled: May 30, 1989Date of Patent: September 11, 1990Assignee: Motorola, Inc.Inventors: Gordon Tam, Ronald N. Legge, Wayne M. Paulson
-
Patent number: 4717588Abstract: A method for diffusing a metal dopant into a semiconductor switching device is provided by the use of a rapid thermal heating apparatus. This method provides a procedure for the selectively placing of a metal dopant in a region of the device or circuit. This aids in increasing the manufacturing yields of the switching device, and increases the number of active traps for minority carriers.Type: GrantFiled: December 23, 1985Date of Patent: January 5, 1988Assignee: Motorola Inc.Inventors: Syd R. Wilson, Wayne M. Paulson, Charles J. Varker
-
Patent number: 4591821Abstract: Improved thin film resistors and electrical devices and circuits with thin film resistors are fabricated utilizing a chromium, silicon, and nitrogen compound formed preferably by rf reactive sputtering of chromium and silicon in a nitrogen bearing atmosphere. An annealing step is used to produce time-stable resistance values and in combination with variations in the partial pressure of nitrogen during sputter deposition to control the temperature coefficient of resistivity to have positive, negative or zero values.Type: GrantFiled: November 19, 1984Date of Patent: May 27, 1986Assignee: Motorola, Inc.Inventors: Wayne M. Paulson, David W. Hughes
-
Patent number: 4510178Abstract: Improved thin film resistors and electrical devices and circuits with thin film resistors are fabricated utilizing a chromium, silicon, and nitrogen compound formed preferably by rf reactive sputtering of chromium and silicon in a nitrogen bearing atmosphere. An annealing step is used to produce time-stable resistance values and in combination with variations in the partial pressure of nitrogen during sputter deposition to control the temperature coefficient of resistivity to have positive, negative or zero values.Type: GrantFiled: February 14, 1983Date of Patent: April 9, 1985Assignee: Motorola, Inc.Inventors: Wayne M. Paulson, David W. Hughes
-
Patent number: 4392992Abstract: Improved thin film resistors and electrical devices and circuits with thin film resistors are fabricated utilizing a chromium, silicon, and nitrogen compound formed preferably by rf reactive sputtering of chromium and silicon in a nitrogen bearing atmosphere. An annealing step is used to produce time-stable resistance values and in combination with variations in the partial pressure of nitrogen during sputter deposition to control the temperature coefficient of resistivity to have positive, negative or zero values.Type: GrantFiled: June 30, 1981Date of Patent: July 12, 1983Assignee: Motorola, Inc.Inventors: Wayne M. Paulson, David W. Hughes