Patents by Inventor Wei-lun Chen
Wei-lun Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960153Abstract: A folding lens system includes: a polarization-dependence device, a first optical device, a first polarization controller, a second optical device and a second polarization controller. The polarization-dependence device has a first surface and a second surface opposite to the first surface. The first optical device is located at a side facing toward the first surface of the polarization-dependence device. The first polarization controller is located between the polarization-dependence device and the first optical device. The first polarization controller has the same curvature as the first surface of the polarization-dependence device. The second optical device is located at a side facing toward the second surface of the polarization-dependence device. The second polarization controller is located between the polarization-dependence device and the second optical device. The second polarization controller has the same curvature as the second surface of the polarization-dependence device.Type: GrantFiled: November 3, 2022Date of Patent: April 16, 2024Assignees: Interface Technology (ChengDu) Co., Ltd., Interface Optoelectronics (ShenZhen) Co., Ltd., General Interface Solution LimitedInventors: Po Lun Chen, Yun Pei Chen, Hui-Ping Shen, Ting-Huei Chen, Wei-Hung Tsay
-
Publication number: 20240118522Abstract: A photographing lens assembly includes, in order from an object side to an image side: a first, a second, a third, a fourth, a fifth and a sixth lens elements. The first lens element with negative refractive power has an object-side surface being concave in a paraxial region thereof, wherein the object-side surface has at least one convex critical point in an off-axis region thereof. The third lens element has an image-side surface being convex in a paraxial region thereof. The fourth lens element has positive refractive power. The fifth lens element with negative refractive power has an object-side surface being concave in a paraxial region thereof, and an image-side surface being convex in a paraxial region thereof. The sixth lens element has an image-side surface being concave in a paraxial region thereof, wherein the image-side surface has at least one convex critical point in an off-axis region thereof.Type: ApplicationFiled: December 7, 2023Publication date: April 11, 2024Applicant: LARGAN PRECISION CO., LTD.Inventors: Po-Lun HSU, Wei-Yu CHEN, Kuan-Ting YEH, Ssu-Hsin LIU
-
Publication number: 20240087057Abstract: A power consumption monitoring device includes a sensor, a storage, and a processor. The sensor is configured to detect a power-consuming device quantity and a power consumption amount. The storage is configured to store the power-consuming device quantity and the power consumption amount. The processor is communicatively connected to the sensor and the storage. The processor is configured to calculate a power-consuming device idling indicator based on the power-consuming device quantity and the power consumption amount in a monitoring time interval, wherein the power-consuming device idling indicator is used for indicating a deviation status of the power-consuming device quantity and the power consumption amount. The processor is further configured to determine whether the power-consuming device idling indicator exceeds a warning threshold. In response to the power-consuming device idling indicator exceeding the warning threshold, the processor is further configured to generate a warning message.Type: ApplicationFiled: December 20, 2022Publication date: March 14, 2024Inventors: Wei-Chao CHEN, Ming-Chi CHANG, Chih-Pin WEI, Ke-Li WU, Hua-Hsiu CHIANG, Yu-Lun CHANG
-
Publication number: 20240086633Abstract: A method for generating and outputting a message is implemented using an electronic device the stores a computer program product and a text database. The text database includes a main message template, a template text that includes a placeholder, and a word group that includes a plurality of preset words for replacing the placeholder. The method includes: in response to receipt of a command for execution of the computer program product, displaying an editing interface including the main message template; in response to receipt of user operation of a selection of the main message template, displaying the template text; in response to receipt of user operation of a selection of one of the preset words via the user interface, generating an edited text by replacing the placeholder with the one of the preset words in the template text; and outputting the edited text as a message.Type: ApplicationFiled: April 25, 2023Publication date: March 14, 2024Inventors: Yi-Ru CHIU, Ting-Yi LI, Hong-Xun WANG, Jin-Lin CHEN, Chih-Hsuan YEH, Chia-Chi YIN, Wei-Ting LI, Po-Lun CHANG
-
Publication number: 20240080180Abstract: The federated learning system includes a moderator and client devices. Each client device performs a method for verifying model update as follows: receiving a hash function and a general model; training a client model according to the general model and raw data; calculating a difference as an update parameter between the general model and the client model, sending the update parameter to the moderator; inputting the update parameter to the hash function to generate a hash value; sending the hash value to other client devices, and receiving other hash values; summing all the hash values to generate a trust value; receiving an aggregation parameter calculated according to the update parameters; inputting the aggregation parameter to the hash function to generate a to-be-verified value; and updating the client model according to the aggregation parameter when the to-be-verified value equals the trust value.Type: ApplicationFiled: December 20, 2022Publication date: March 7, 2024Inventors: Chih-Fan HSU, Wei-Chao CHEN, Jing-Lun Huang, Ming-Ching Chang, Feng-Hao Liu
-
Patent number: 11916376Abstract: An electrostatic discharge clamp is shown, which includes a clamping circuit, a driving circuit, a capacitor and resistor network, and a bias circuit. The clamping circuit has a plurality of transistors connected in a cascode configuration. The driving circuit is coupled to the gates of the transistors of the clamping circuit. The capacitor and resistor network introduces an RC delay in response to an electrostatic discharge event to control the driving circuit to turn on the transistors of the clamping circuit for electrostatic discharging. The bias circuit biases the driving circuit to turn off the transistors of the clamping circuit when the capacitor and resistor network does not detect the electrostatic discharge event.Type: GrantFiled: January 21, 2022Date of Patent: February 27, 2024Assignee: MEDIATEK INC.Inventors: Jie-Ting Chen, Wei-Lun Sun
-
Publication number: 20240009676Abstract: A horizontal grinder rotor includes a grinding ring, multiple blades, and a center body. The grinding ring, the multiple blades and the central body are formed by 3D printing. The multiple blades are located between the grinding ring and the central body, and the multiple blades are arranged at intervals. The multiple blades are arranged in pairs and symmetrical with respect to the central body, and the horizontal grinder rotor further comprises one or more pins, the one or more pins are provided on at least one side of each of the multiple blades.Type: ApplicationFiled: July 10, 2023Publication date: January 11, 2024Inventors: MAO-SUNG CHEN, WEI-LUN CHEN, HONG-ZHENG LAI, TSENG-LUNG CHANG
-
Publication number: 20230411598Abstract: A method of making a silicon-carbon pre-lithium composite anode material is provided. The method includes: nanoizing silicon materials to obtain nano-silicon particles, adding carbon materials and polymer into the nano-silicon particles for homogenization treatment to obtain a silicon-carbon composite; providing a pre-lithium nanomaterial; mixing the silicon-carbon composite and the pre-lithium nanomaterial to granulate to obtain a silicon-carbon pre-lithium composite precursor; and sintering the silicon-carbon pre-lithium composite precursor.Type: ApplicationFiled: June 12, 2023Publication date: December 21, 2023Inventors: MAO-SUNG CHEN, WEI-LUN CHEN, HONG-ZHENG LAI, TSENG-LUNG CHANG
-
Publication number: 20230387123Abstract: A semiconductor structure includes: a substrate and a fin protruding from the substrate. The fin comprises a first semiconductive layer over the substrate, a second semiconductive layer over the first semiconductive layer, and a dielectric layer disposed between the first semiconductive layer and the second semiconductive layer and electrically isolated from the first semiconductive layer and the second semiconductive layer. The semiconductor structure further includes a gate electrode including: a first conductive portion extending along two opposite sidewalls of the first semiconductive layer and along an upper surface of the substrate; and a second conductive portion electrically isolated from the first conductive portion and extending along two opposite sidewalls of the second semiconductive layer and along an upper surface of the fin.Type: ApplicationFiled: July 28, 2023Publication date: November 30, 2023Inventor: WEI-LUN CHEN
-
Publication number: 20230369118Abstract: The present disclosure relates to a method for forming a semiconductor structure includes depositing a dielectric layer on a substrate and depositing a patterning layer on the dielectric layer. The method also includes performing a first etching process on the patterning layer to form a first region including a first plurality of blocks at a first pattern density and a second region including a second plurality of blocks at a second pattern density that is lower than the first pattern density. The method also includes performing a second etching process on the second plurality of blocks to decrease a width of each block of the second plurality of blocks and etching the dielectric layer and the substrate using the first and second pluralities of blocks to form a plurality of fin structures.Type: ApplicationFiled: July 26, 2023Publication date: November 16, 2023Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei-Lun Chen, Li-Te Lin, Chao-Hsien Huang
-
Publication number: 20230369565Abstract: An element-doped silicon-carbon composite negative electrode material is provided. The negative electrode material comprises a plurality of element-doped silicon-carbon composite negative electrode material particles, and each them comprises an element-doped silicon nanoparticle, a first carbon coating layer and a second carbon coating layer. The element-doped silicon nanoparticle is a core, and the first carbon coating layer is coated on the element-doped silicon nanoparticle, the second carbon coating layer covers the first carbon coating layer. The dopant element comprises at least one of a group IIIA element, a group VA element and a transition metal element. A method of preparing the element-doped silicon-carbon composite negative electrode material is further provided.Type: ApplicationFiled: May 11, 2023Publication date: November 16, 2023Inventors: MAO-SUNG CHEN, WEI-LUN CHEN, HONG-ZHENG LAI, TSENG-LUNG CHANG
-
Patent number: 11776850Abstract: The present disclosure relates to a method for forming a semiconductor structure includes depositing a dielectric layer on a substrate and depositing a patterning layer on the dielectric layer. The method also includes performing a first etching process on the patterning layer to form a first region including a first plurality of blocks at a first pattern density and a second region including a second plurality of blocks at a second pattern density that is lower than the first pattern density. The method also includes performing a second etching process on the second plurality of blocks to decrease a width of each block of the second plurality of blocks and etching the dielectric layer and the substrate using the first and second pluralities of blocks to form a plurality of fin structures.Type: GrantFiled: February 28, 2022Date of Patent: October 3, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei-Lun Chen, Li-Te Lin, Chao-Hsien Huang
-
Patent number: 11776963Abstract: A semiconductor structure includes a substrate and a fin protruding from the substrate along a first direction, wherein the fin includes a first semiconductive layer over the substrate, a second semiconductive layer over the first semiconductive layer along the first direction, and a dielectric layer disposed between the first semiconductive layer and the second semiconductive layer and electrically isolated from the first semiconductive layer and the second semiconductive layer. The semiconductor structure also includes a gate electrode including: a first conductive portion extending in a second direction different from the first direction and including an upper surface level with an upper surface of the first semiconductive layer; and a second conductive portion electrically isolated from the first conductive portion and including a bottom surface level with a bottom surface of the second semiconductive layer.Type: GrantFiled: May 26, 2022Date of Patent: October 3, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Wei-Lun Chen
-
Patent number: 11635400Abstract: A gas sensor for sensing a gas in a humid environment includes a first electrode layer, a second electrode layer that is spaced apart from the first electrode layer, and a gas sensing layer that electrically interconnects the first electrode layer and the second electrode layer. The gas sensing layer is made of a hygroscopic electrically insulating material.Type: GrantFiled: August 19, 2020Date of Patent: April 25, 2023Assignee: NATIONAL CHIAO TUNG UNIVERSITYInventors: Hsiao-Wen Zan, Hsin-Fei Meng, Chien-Lung Wang, Sheng-Fu Horng, Hsuan Chu, Wei-Lun Chen, Ting-Hsuan Huang, Pin-Hsuan Li
-
Publication number: 20230066265Abstract: A semiconductor device and methods of fabricating the same are disclosed. The method includes forming a fin structure on a substrate, forming a superlattice structure with first and second nanostructured layers on the fin structure, forming a polysilicon structure around the superlattice structure, forming a source/drain opening within the superlattice structure, forming a first conductivity type S/D region within a first portion of the S/D opening, forming an isolation layer on the first conductivity type S/D region and within a second portion of the S/D opening, forming a second conductivity type S/D region on the isolation layer and within a third portion the S/D opening, and replacing the polysilicon structure and the second nanostructured layers with a gate structure that surrounds the first nanostructured layers. Materials of the first and second nanostructured layers are different from each other and the second conductivity type is different from the first conductivity type.Type: ApplicationFiled: August 27, 2021Publication date: March 2, 2023Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei-Lun CHEN, Pinyen LIN
-
Publication number: 20230027676Abstract: The present disclosure describes a semiconductor device with substantially uniform gate regions and a method for forming the same. The method includes forming a fin structure on a substrate, the fin structure including one or more nanostructures. The method further includes removing a portion of the fin structure to expose an end of the one or more nanostructures and etching the end of the one or more nanostructures with one or more etching cycles. Each etching cycle includes purging the fin structure with hydrogen fluoride (HF), etching the end of the one or more nanostructures with a gas mixture of fluorine (F2) and HF, and removing an exhaust gas mixture including an etching byproduct. The method further includes forming an inner spacer in the etched end of the one or more nanostructures.Type: ApplicationFiled: March 8, 2022Publication date: January 26, 2023Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Chien Kuang, Wei-Lun Chen, Tze-Chung Lin, Li-Te Lin
-
Publication number: 20220285348Abstract: A semiconductor structure includes a substrate and a fin protruding from the substrate along a first direction, wherein the fin includes a first semiconductive layer over the substrate, a second semiconductive layer over the first semiconductive layer along the first direction, and a dielectric layer disposed between the first semiconductive layer and the second semiconductive layer and electrically isolated from the first semiconductive layer and the second semiconductive layer. The semiconductor structure also includes a gate electrode including: a first conductive portion extending in a second direction different from the first direction and including an upper surface level with an upper surface of the first semiconductive layer; and a second conductive portion electrically isolated from the first conductive portion and including a bottom surface level with a bottom surface of the second semiconductive layer.Type: ApplicationFiled: May 26, 2022Publication date: September 8, 2022Inventor: WEI-LUN CHEN
-
Publication number: 20220181212Abstract: The present disclosure relates to a method for forming a semiconductor structure includes depositing a dielectric layer on a substrate and depositing a patterning layer on the dielectric layer. The method also includes performing a first etching process on the patterning layer to form a first region including a first plurality of blocks at a first pattern density and a second region including a second plurality of blocks at a second pattern density that is lower than the first pattern density. The method also includes performing a second etching process on the second plurality of blocks to decrease a width of each block of the second plurality of blocks and etching the dielectric layer and the substrate using the first and second pluralities of blocks to form a plurality of fin structures.Type: ApplicationFiled: February 28, 2022Publication date: June 9, 2022Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei-Lun Chen, Li-Te Lin, Chao-Hsien Huang
-
Patent number: 11348921Abstract: A semiconductor structure comprises a substrate and a fin extruding from the substrate along a first direction, wherein the fin comprises a first conductive type semiconductive layer over the substrate, a second conductive type semiconductive layer stacking over the first conductive type semiconductive layer along the first direction, and a dielectric layer sandwiched by the first conductive type semiconductive layer and the second conductive type semiconductive layer providing electrical isolation along the first direction between the first conductive type semiconductive layer and the second conductive type semiconductive layer.Type: GrantFiled: July 31, 2020Date of Patent: May 31, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Wei-Lun Chen
-
Publication number: 20220093469Abstract: A method for fabricating a semiconductor arrangement includes performing a first etching of a semiconductive structure to expose a first portion of a sidewall of a first layer adjacent the semiconductive structure. The first etching forms a first protective layer on the first portion of the sidewall of the first layer, and the first protective layer is formed from a first accumulation of by-product material formed from an etchant of the first etching interacting with the semiconductive structure. The method includes performing a first flash to remove at least some of the first protective layer.Type: ApplicationFiled: December 6, 2021Publication date: March 24, 2022Inventors: Wei-Lun Chen, Chao-Hsien HUANG, Li-Te LIN, Pinyen LIN