Patents by Inventor Weiping Fang
Weiping Fang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11487930Abstract: Pattern matching using anchors during integrated circuit (IC) verification is disclosed. According to one embodiment, a method includes obtaining match time estimates associated with pattern anchors of different anchor types for an IC pattern, generating revised match time estimates based on a target IC layout, and then selecting the pattern anchor associated with the shortest revised match time estimate. Then, target anchors of the same anchor type as the selected pattern anchor are generated for the target IC layout, and the target IC layout is searched for the IC pattern using the selected pattern anchor and the target anchors.Type: GrantFiled: October 30, 2020Date of Patent: November 1, 2022Assignee: Synopsys, Inc.Inventors: Chen Gao, Yuli Xue, Tony Tan, Weiping Fang
-
Patent number: 10902176Abstract: A computer implemented method for validating a design is presented. The method includes generating, using the computer, a graph non-decomposable to a colored graph representative of the design, when the computer is invoked to validate the design. The method further includes identifying, using the computer, at least one guidance to at least one conflict in a mask layout associated with the design, the conflict causing the graph to be non-decomposable.Type: GrantFiled: June 10, 2016Date of Patent: January 26, 2021Assignee: Synopsys, Inc.Inventors: Erdem Cilingir, Srinivasa R Arikati, Weiping Fang, Marco Hug
-
Patent number: 10311195Abstract: A computer-implemented method for validating a design characterized by a multi-patterning layer is presented. The method includes receiving the multi-patterning layer in a memory of the computer when the computer is invoked to validate the design. The method further includes correcting, using the computer, a first error in a first shape of the multi-patterning layer in accordance with a first rule thereby forming a corrected layer. The method further includes incrementally validating, using the computer, a first portion of the corrected layer in accordance with the first error and a first connected component of a first graph associated with the multi-patterning layer.Type: GrantFiled: January 15, 2016Date of Patent: June 4, 2019Assignee: SYNOPSYS, INC.Inventors: Yuli Xue, Weiping Fang, John Robert Studders, Byungwook Kim
-
Publication number: 20170206300Abstract: A computer-implemented method for validating a design characterized by a multi-patterning layer is presented. The method includes receiving the multi-patterning layer in a memory of the computer when the computer is invoked to validate the design. The method further includes correcting, using the computer, a first error in a first shape of the multi-patterning layer in accordance with a first rule thereby forming a corrected layer. The method further includes incrementally validating, using the computer, a first portion of the corrected layer in accordance with the first error and a first connected component of a first graph associated with the multi-patterning layer.Type: ApplicationFiled: January 15, 2016Publication date: July 20, 2017Inventors: Yuli XUE, Weiping FANG, John Robert STUDDERS, Byungwook KIM
-
Publication number: 20170004251Abstract: A computer implemented method for validating a design is presented. The method includes generating, using the computer, a graph non-decomposable to a colored graph representative of the design, when the computer is invoked to validate the design. The method further includes identifying, using the computer, at least one guidance to at least one conflict in a mask layout associated with the design, the conflict causing the graph to be non-decomposable.Type: ApplicationFiled: June 10, 2016Publication date: January 5, 2017Inventors: Erdem Cilingir, Srinivasa R. Arikati, Weiping Fang, Marco Hug
-
Patent number: 9409153Abstract: This invention is related to a preparation method of a supported catalyst Mo—O—K-MexOy for the synthesis of methanethiol from H2S-containing syngas. The catalyst comprises of an active component of Mo—O—K-based species, an active promoter and a support denoted as metal (or metals)-carrier. The support is prepared by electroless plating method in such a way that the metal or metals chosen are plated onto the surface of the carrier. Transition metal, especially Fe, Co or Ni are selected to be the plating metal, while SiO2, Al2O3 or TiO2 are selected to be carrier. The catalyst thus prepared is found to be efficient for the synthesis of methanethiol from H2S-containing syngasor carbon oxides/hydrogen mixtures, especially regarding a minor formation of the by-product CO2.Type: GrantFiled: November 28, 2008Date of Patent: August 9, 2016Assignee: EVONIK DEGUSSA GMBHInventors: Yiquan Yang, Yingjuan Hao, Aiping Chen, Qi Wang, Lingmei Yang, Qiaoling Li, Shenjun Dai, Weiping Fang, Jan-Olaf Barth, Christoph Weckbecker, Klaus Huthmacher
-
Patent number: 9384319Abstract: A computer implemented method for validating a design is presented. The method includes generating, using the computer, a graph non-decomposable to a colored graph representative of the design, when the computer is invoked to validate the design. The method further includes identifying, using the computer, at least one guidance to at least one conflict in a mask layout associated with the design, the conflict causing the graph to be non-decomposable.Type: GrantFiled: August 14, 2014Date of Patent: July 5, 2016Assignee: Synopsys, Inc.Inventors: Erdem Cilingir, Srini Arikati, Weiping Fang, Marco Hug
-
Publication number: 20150052490Abstract: A computer implemented method for validating a design is presented. The method includes generating, using the computer, a graph non-decomposable to a colored graph representative of the design, when the computer is invoked to validate the design. The method further includes identifying, using the computer, at least one guidance to at least one conflict in a mask layout associated with the design, the conflict causing the graph to be non-decomposable.Type: ApplicationFiled: August 14, 2014Publication date: February 19, 2015Inventors: Erdem Cilingir, Srini Arikati, Weiping Fang, Marco Hug
-
Patent number: 8718382Abstract: A two-level matching technique is described. A system can generate a set of index patterns based on a set of library patterns in a pattern library. The pattern library can include patterns that are expected to have problems during manufacturing. Next, the system can use a fast matching process to check if a first-level pattern clip potentially matches one or more index patterns from the set of index patterns. If so, the system can use a detailed matching process to match a second-level pattern clip with library patterns that correspond to the one or more index patterns. Otherwise, the system can report that the first-level pattern clip does not match any library pattern in the pattern library.Type: GrantFiled: January 31, 2012Date of Patent: May 6, 2014Assignee: Synopsys, Inc.Inventors: Weiping Fang, Jun Zhu, Paul C. Liu, Yuli Xue, Ke Fan
-
Patent number: 8701056Abstract: A method of performing double patterning (DPT) conflict repairs is described. In this method, even cycles adjacent to odd cycles in a layout can be identified (also called adjacent even/odd cycles herein). The identifying can include forming graph constructs of the layout. Route guidances for break-link operations and split-node operations can be prioritized for the adjacent even/odd cycles. A list including the route guidances for the break-link operations and the split-node operations can be generated. The list can be ordered based on the prioritizing.Type: GrantFiled: September 26, 2012Date of Patent: April 15, 2014Assignee: Synopsys, Inc.Inventors: Paul David Friedberg, Tong Gao, Weiping Fang, Yang-Shan Tong
-
Publication number: 20140089868Abstract: A method of performing double patterning (DPT) conflict repairs is described. In this method, even cycles adjacent to odd cycles in a layout can be identified (also called adjacent even/odd cycles herein). The identifying can include forming graph constructs of the layout. Route guidances for break-link operations and split-node operations can be prioritized for the adjacent even/odd cycles. A list including the route guidances for the break-link operations and the split-node operations can be generated. The list can be ordered based on the prioritizing.Type: ApplicationFiled: September 26, 2012Publication date: March 27, 2014Applicant: Synopsys, Inc.Inventors: Paul David Friedberg, Tong Gao, Weiping Fang, Yang-Shan Tong
-
Patent number: 8677301Abstract: A approach is described for allowing electronic design, verification, and optimization tools to implement very efficient approaches to allow the tools to directly address the effects of manufacturing processes, e.g., to identify and prevent problems caused by lithography processing. Fast models and pattern checking are employed to integrate lithography and manufacturing aware processes within EDA tools such as routers.Type: GrantFiled: June 27, 2012Date of Patent: March 18, 2014Assignee: Cadence Design Systems, Inc.Inventors: Ya-Chieh Lai, Frank Gennari, Matthew Moskewicz, Srinivas Doddi, Junjiang Lei, Weiping Fang, Kuanghao Lay
-
Patent number: 8645887Abstract: A approach is described for allowing electronic design, verification, and optimization tools to implement very efficient approaches to allow the tools to directly address the effects of manufacturing processes, e.g., to identify and prevent problems caused by lithography processing. Fast models and pattern checking are employed to integrate lithography and manufacturing aware processes within EDA tools such as routers.Type: GrantFiled: June 27, 2012Date of Patent: February 4, 2014Assignee: Cadence Design Systems, Inc.Inventors: Ya-Chieh Lai, Frank E. Gennari, Matthew Moskewicz, Srinivas Doddi, Junjiang Lei, Weiping Fang, Kuanghao Lay
-
Publication number: 20130195368Abstract: A two-level matching technique is described. A system can generate a set of index patterns based on a set of library patterns in a pattern library. The pattern library can include patterns that are expected to have problems during manufacturing. Next, the system can use a fast matching process to check if a first-level pattern clip potentially matches one or more index patterns from the set of index patterns. If so, the system can use a detailed matching process to match a second-level pattern clip with library patterns that correspond to the one or more index patterns. Otherwise, the system can report that the first-level pattern clip does not match any library pattern in the pattern library.Type: ApplicationFiled: January 31, 2012Publication date: August 1, 2013Applicant: SYNOPSYS, INC.Inventors: Weiping Fang, Jun Zhu, Paul C. Liu, Yuli Xue, Ke Fan
-
Patent number: 8381152Abstract: A approach is described for allowing electronic design, verification, and optimization tools to implement very efficient approaches to allow the tools to directly address the effects of manufacturing processes, e.g., to identify and prevent problems caused by lithography processing. Fast models and pattern checking are employed to integrate lithography and manufacturing aware processes within EDA tools such as routers.Type: GrantFiled: June 5, 2008Date of Patent: February 19, 2013Assignee: Cadence Design Systems, Inc.Inventors: Ya-Chieh Lai, Frank E. Gennari, Matthew Moskewicz, Srinivas Doddi, Junjiang Lei, Weiping Fang, Kuanghao Lay
-
Patent number: 8358828Abstract: A method, system, and computer program product for preprocessing a pattern in a library of patterns and querying a preprocessed library of patterns are disclosed. Embodiments for querying a preprocessed library of patterns are disclosed for determining a distance between the representation for the first pattern and the representation for the second pattern, determining whether the distance between the representation for the first pattern and the representation for the second pattern is within the range for the first pattern, and transforming the second pattern with the transformation matrix to provide information about the second pattern.Type: GrantFiled: December 28, 2007Date of Patent: January 22, 2013Assignee: Cadence Design Systems, Inc.Inventors: Srini Doddi, Junjiang Lei, Kuang-Hao Lay, Weiping Fang
-
Patent number: 8341571Abstract: A method, system, and computer program product are disclosed for generating a pattern signature to represent a pattern in an integrated circuit design. In one approach, the method, system and computer program product transform pattern data, two dimensional data for the pattern, into a set of one dimensional mathematical functions, compress the set of one dimensional mathematical functions into a single variable function, compress the single variable function by calculating a set of values for the single variable function, and generate a pattern signature for the pattern from the set of values.Type: GrantFiled: March 7, 2011Date of Patent: December 25, 2012Assignee: Cadence Design Systems, Inc.Inventors: Junjiang Lei, Srini Doddi, Weiping Fang
-
Publication number: 20120272200Abstract: A approach is described for allowing electronic design, verification, and optimization tools to implement very efficient approaches to allow the tools to directly address the effects of manufacturing processes, e.g., to identify and prevent problems caused by lithography processing. Fast models and pattern checking are employed to integrate lithography and manufacturing aware processes within EDA tools such as routers.Type: ApplicationFiled: June 27, 2012Publication date: October 25, 2012Applicant: CADENCE DESIGN SYSTEMS, INC.Inventors: Ya-Chieh Lai, Frank E. Gennari, Matthew Moskewicz, Srinivas Doddi, Junjiang Lei, Weiping Fang, Kuanghao Lay
-
Publication number: 20120272201Abstract: A approach is described for allowing electronic design, verification, and optimization tools to implement very efficient approaches to allow the tools to directly address the effects of manufacturing processes, e.g., to identify and prevent problems caused by lithography processing. Fast models and pattern checking are employed to integrate lithography and manufacturing aware processes within EDA tools such as routers.Type: ApplicationFiled: June 27, 2012Publication date: October 25, 2012Applicant: CADENCE DESIGN SYSTEMS, INC.Inventors: Ya-Chieh Lai, Frank Gennari, Matthew Moskewicz, Srinivas Doddi, Junjiang Lei, Weiping Fang, Kuanghao Lay
-
Patent number: 8291351Abstract: The present invention is directed to an improved method, system, and computer program product for accessing and analyzing patterns in the integrated circuit design. The method, system or computer program product includes generating an intelligent signature for a pattern. The derived pattern signature is an intelligent pattern identifier because it retains only essential information about a pattern that corresponds to lithography printable portions of the pattern. Accordingly, one pattern signature can represent a group of design patterns that are equivalents from a lithography perspective.Type: GrantFiled: June 1, 2011Date of Patent: October 16, 2012Assignee: Cadence Design Systems, Inc.Inventors: Junjiang Lei, Kuang-Hao Lay, Srini Doddi, Weiping Fang