Patents by Inventor Wen-Bin Shieh
Wen-Bin Shieh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110309639Abstract: A latching mechanism for an airtight container includes a door body; a rotation element pivoting the door body, the rotation element rotating in a first rotation direction or a second rotation direction; a moving element moving outward or inward; a first push mechanism, wherein when the rotation element rotates in the first rotation direction, the first push mechanism makes the moving element move outward, and the first push mechanism includes a first guide slot situated at the rotation element; and a first guide block situated at the moving element, the first guide block sliding within the first guide slot; a pressing element situated at the door body; and a second push mechanism, wherein when the rotation element rotates in the first rotation direction, the second push mechanism pushes the pressing element such that the pressing element pushes the moving element upward.Type: ApplicationFiled: November 11, 2010Publication date: December 22, 2011Inventors: Dar-Zen Chen, Fredrick Sun, Tzong-Ming Wu, Wen-Bin Shieh
-
Patent number: 8062536Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: March 22, 2010Date of Patent: November 22, 2011Assignee: United Microelectronics Corp.Inventors: Chih-Chien Liu, Ta-Shan Tseng, Wen-Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Publication number: 20100173490Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: ApplicationFiled: March 22, 2010Publication date: July 8, 2010Inventors: Chih-Chien Liu, Ta-Shan Tseng, Wen-Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Patent number: 7718079Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: November 20, 2001Date of Patent: May 18, 2010Assignee: United Microelectronics CorporationInventors: Chih-Chien Liu, Ta-Shan Tseng, Wen Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Patent number: 7271101Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: December 22, 2005Date of Patent: September 18, 2007Assignee: United Microelectronics CorporationInventors: Chih-Chien Liu, Ta-Shan Tseng, Wen-Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Patent number: 7078346Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: July 29, 2004Date of Patent: July 18, 2006Assignee: United Microelectronics CorporationInventors: Chih-Chien Liu, Ta-Shan Tseng, Wen-Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Patent number: 6636312Abstract: A vernier having multi-pitch for checking alignment accuracy. The vernier has the same pitch as the line width of the IC pattern where the diffraction angle of the vernier is the same as that of the IC pattern. The pitch comprises slits which cannot produce image on the wafer, such that a simultaneous pattern with the conventional pattern on the wafer is formed. Accordingly, the alignment accuracy can be accurately checked, thereby monitoring the alignment of IC patterns.Type: GrantFiled: March 8, 2000Date of Patent: October 21, 2003Assignee: United Microelectronics Corp.Inventors: Chih-Hsing Hsin, Wen-Bin Shieh
-
Patent number: 6117345Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: October 28, 1997Date of Patent: September 12, 2000Assignee: United Microelectronics Corp.Inventors: Chih-Chien Liu, Ta-Shan Tseng, Wen-Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Patent number: 5656403Abstract: Disclosed is a template and a method for using the template for focus control of pattern definition image in lithographic process, particularly for IC production. The template has at least a serrated vernier and at least a rhombus printed thereon. In use, the template is mounted on a mask used for pattern definition during a lithographic process. Upon development of a wafer image of the mask, in the normal course of lithography, there is also visible on the wafer an image of the template. This image, particularly the rhombus pattern, can be easily visually inspected by quality control personnel. The rhombus pattern shows a defocus condition because its normally straight and parallel sides and corners show a roundness even with the slightest defocus. Wafers that have not been properly imaged during lithography can be discarded without wasting further process steps in IC production to enhance yield.Type: GrantFiled: January 30, 1996Date of Patent: August 12, 1997Assignee: United Microelectronics CorporationInventor: Wen-Bin Shieh