Patents by Inventor Wen-Chang Cheng

Wen-Chang Cheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240371433
    Abstract: A memory structure includes a first memory array having bit lines; a second memory array having bit lines; a first sense amplifier connected to a first bit line of the first memory array and a first bit line of the second memory array; and a second sense amplifier connected to a second bit line of the first memory array and a second bit line of the second memory array. The second bit line of the first memory array is adjacent to the first bit line of the first memory array, and the second bit line of the second memory array is adjacent to the first bit line of the second memory array.
    Type: Application
    Filed: July 13, 2024
    Publication date: November 7, 2024
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chieh Lee, Yi-Ching Liu, Chia-En Huang, Wen-Chang Cheng, Jonathan Tsung-Yung Chang
  • Publication number: 20240365556
    Abstract: In some embodiments, an integrated circuit (IC) device includes an active semiconductor layer, a circuitry formed within the active semiconductor layer, a region including conductive layers formed in a back-end-of-line (BEOL) layer above the active semiconductor layer, and a memory module formed in the BEOL layer. The memory device includes a three-dimensional array of memory cells, each adapted to store a weight value, and adapted to generate at each memory cell a signal indicative of a product between the stored weight value and an input signal applied to the memory cell. The memory module is further adapted to transmit the product signals from the memory cell simultaneously in the direction of the active semiconductor layer.
    Type: Application
    Filed: July 11, 2024
    Publication date: October 31, 2024
    Inventors: Chieh Lee, Chia-En Huang, Yi-Ching Liu, Wen-Chang Cheng, Yih Wang
  • Publication number: 20240331760
    Abstract: A memory circuit includes a boundary layer, a first circuit positioned on a first side of the boundary layer and including a DRAM array including a plurality of DRAM cells, a second circuit positioned on a second side of the boundary layer opposite the first side and including a computation circuit, the computation circuit including a sense amplifier circuit, and a plurality of bit lines coupled to the plurality of DRAM cells and the sense amplifier circuit. Each bit line of the plurality of bit lines includes a via structure positioned in the boundary layer and the plurality of DRAM cells of the first circuit positioned on the first side of the boundary layer is an entirety of the DRAM cells of the memory circuit coupled to the sense amplifier circuit.
    Type: Application
    Filed: June 14, 2024
    Publication date: October 3, 2024
    Inventors: Chieh LEE, Chia-En HUANG, Yi-Ching LIU, Wen-Chang CHENG, Yih WANG
  • Patent number: 12068023
    Abstract: A memory structure includes a first memory array having bit lines; a second memory array having bit lines; a first sense amplifier connected to a first bit line of the first memory array and a first bit line of the second memory array; and a second sense amplifier connected to a second bit line of the first memory array and a second bit line of the second memory array. The second bit line of the first memory array is adjacent to the first bit line of the first memory array, and the second bit line of the second memory array is adjacent to the first bit line of the second memory array.
    Type: Grant
    Filed: December 8, 2021
    Date of Patent: August 20, 2024
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chieh Lee, Yi-Ching Liu, Chia-En Huang, Wen-Chang Cheng, Jonathan Tsung-Yung Chang
  • Patent number: 12063786
    Abstract: In some embodiments, an integrated circuit (IC) device includes an active semiconductor layer, a circuitry formed within the active semiconductor layer, a region including conductive layers formed above the active semiconductor layer, and a memory module formed in the region. The memory device includes a three-dimensional array of memory cells, each adapted to store a weight value, and adapted to generate at each memory cell a signal indicative of a product between the stored weight value and an input signal applied to the memory cell. The memory module is further adapted to transmit the product signals from the memory cell simultaneously in the direction of the active semiconductor layer.
    Type: Grant
    Filed: April 21, 2022
    Date of Patent: August 13, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Chieh Lee, Chia-En Huang, Yi-Ching Liu, Wen-Chang Cheng, Yih Wang
  • Patent number: 12014768
    Abstract: A memory circuit includes first and second circuits. The first circuit includes a DRAM array including a plurality of bit lines, and the second circuit includes a computation circuit including a sense amplifier circuit. A boundary layer is positioned between the first and second circuits, and the boundary layer includes a plurality of via structures configured to electrically connect the plurality of bit lines to the sense amplifier circuit.
    Type: Grant
    Filed: January 31, 2022
    Date of Patent: June 18, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Chieh Lee, Chia-En Huang, Yi-Ching Liu, Wen-Chang Cheng, Yih Wang
  • Publication number: 20230385625
    Abstract: Disclosed herein are related to a device for performing neuromorphic computing. In one aspect, a device includes a back end of line layer including a three-dimensional memory array. The three-dimensional memory array may include a plurality of memory cells to store a plurality sets of weight values of a neural network model. In one aspect, the device includes a front end of line layer including a controller. The controller may apply one or more input voltages corresponding to an input to the neural network model to the three-dimensional memory array, and receive one or more output voltages from the three-dimensional memory array to perform computations of the neural network model.
    Type: Application
    Filed: May 25, 2022
    Publication date: November 30, 2023
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chieh Lee, Chia-En Huang, Yi-Chang Liu, Wen-Chang Cheng, Yih Wang
  • Publication number: 20230030605
    Abstract: A memory circuit includes first and second circuits. The first circuit includes a DRAM array including a plurality of bit lines, and the second circuit includes a computation circuit including a sense amplifier circuit. A boundary layer is positioned between the first and second circuits, and the boundary layer includes a plurality of via structures configured to electrically connect the plurality of bit lines to the sense amplifier circuit.
    Type: Application
    Filed: January 31, 2022
    Publication date: February 2, 2023
    Inventors: Chieh LEE, Chia-En HUANG, Yi-Ching LIU, Wen-Chang CHENG, Yih WANG
  • Publication number: 20230023505
    Abstract: A memory device including a memory array configured to store data, a sense amplifier circuit coupled to the memory array, and a read circuit coupled to the sense amplifier circuit, wherein the read circuit includes a first input that receives a read column select signal for activating the read circuit to read the data out of the memory array through the read circuit during a read operation.
    Type: Application
    Filed: March 11, 2022
    Publication date: January 26, 2023
    Inventors: Chieh LEE, Chia-En HUANG, Yi-Ching LIU, Wen-Chang CHENG, Yih WANG
  • Publication number: 20230022516
    Abstract: A device includes a multiplication unit and a configurable summing unit. The multiplication unit is configured to receive data and weights for an Nth layer, where N is a positive integer. The multiplication unit is configured to multiply the data by the weights to provide multiplication results. The configurable summing unit is configured by Nth layer values to receive an Nth layer number of inputs and perform an Nth layer number of additions, and to sum the multiplication results and provide a configurable summing unit output.
    Type: Application
    Filed: March 3, 2022
    Publication date: January 26, 2023
    Inventors: Chieh LEE, Chia-En Huang, Yi-Ching LIU, Wen-Chang Cheng, Yih WANG
  • Publication number: 20230022115
    Abstract: In some embodiments, an integrated circuit (IC) device includes an active semiconductor layer, a circuitry formed within the active semiconductor layer, a region including conductive layers formed above the active semiconductor layer, and a memory module formed in the region. The memory device includes a three-dimensional array of memory cells, each adapted to store a weight value, and adapted to generate at each memory cell a signal indicative of a product between the stored weight value and an input signal applied to the memory cell. The memory module is further adapted to transmit the product signals from the memory cell simultaneously in the direction of the active semiconductor layer.
    Type: Application
    Filed: April 21, 2022
    Publication date: January 26, 2023
    Inventors: Chieh Lee, Chia-En Huang, Yi-Ching Liu, Wen-Chang Cheng, Yih Wang
  • Publication number: 20220358993
    Abstract: A memory structure includes a first memory array having bit lines; a second memory array having bit lines; a first sense amplifier connected to a first bit line of the first memory array and a first bit line of the second memory array; and a second sense amplifier connected to a second bit line of the first memory array and a second bit line of the second memory array. The second bit line of the first memory array is adjacent to the first bit line of the first memory array, and the second bit line of the second memory array is adjacent to the first bit line of the second memory array.
    Type: Application
    Filed: December 8, 2021
    Publication date: November 10, 2022
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chieh Lee, Yi-Ching Liu, Chia-En Huang, Wen-Chang Cheng, Jonathan Tsung-Yung Chang
  • Patent number: 9354274
    Abstract: A circuit test system including a circuit test apparatus and a circuit to be tested is provided. The circuit test apparatus provides a first clock signal. The circuit to be tested includes a plurality of input/output pads and at least one clock pad. At least two input/output pads of the input/output pads are connected to each other to form a test loop during a test mode. The clock pad receives the first clock signal. The circuit to be tested multiplies a frequency of the first clock signal to generate a second clock signal, and the test loop of the circuit to be tested is tested based on the second clock signal during the test mode. The frequency of the second clock signal is higher than that of the first clock signal. Furthermore, a circuit test method of the foregoing circuit test system is also provided.
    Type: Grant
    Filed: August 13, 2012
    Date of Patent: May 31, 2016
    Assignee: NANYA TECHNOLOGY CORPORATION
    Inventor: Wen-Chang Cheng
  • Patent number: 9076558
    Abstract: A memory test system and a memory test method are provided. The memory test system includes a control unit, a data reading channel, a data writing channel and a test channel. The control unit generates and outputs a first read and a first write command. The data reading channel and the data writing channel coupled to the memory unit, and the control unit respectively reads data from the memory unit at a first time and writes the data back to the memory unit at a second time according to the first read command and the first write command. The test channel receives the data from the data reading channel through an input end and outputs the data back to the data writing channel through an output end after a time delay. The time delay is substantially equal to a time interval between the first time and the second time.
    Type: Grant
    Filed: November 1, 2012
    Date of Patent: July 7, 2015
    Assignee: NANYA TECHNOLOGY CORPORATION
    Inventor: Wen-Chang Cheng
  • Patent number: 8791737
    Abstract: A phase-locked loop (PLL) for clock delay adjustment and a method thereof are disclosed. The method includes the following steps. A reference clock signal and a clock signal are generated. The reference clock signal is fed through an N-divider to generate an output clock signal having a frequency 1/N of the reference clock signal. In a phase frequency detector, a control signal is generated in accordance with a phase difference and a frequency difference between the output clock signal and a feedback signal generated by a voltage controlled oscillator coupled to the phase frequency detector. The control signal is then fed through a charge pump and a loop filter to generate a voltage control signal according to the control signal. Moreover, in an adjustable delay element, a blended delay signal is generated according to a clock signal and the voltage control signal.
    Type: Grant
    Filed: August 20, 2012
    Date of Patent: July 29, 2014
    Assignee: Nanya Technology Corporation
    Inventor: Wen-Chang Cheng
  • Publication number: 20140122948
    Abstract: A memory test system and a memory test method are provided. The memory test system includes a control unit, a data reading channel, a data writing channel and a test channel. The control unit generates and outputs a first read and a first write command. The data reading channel and the data writing channel coupled to the memory unit, and the control unit respectively reads data from the memory unit at a first time and writes the data back to the memory unit at a second time according to the first read command and the first write command. The test channel receives the data from the data reading channel through an input end and outputs the data back to the data writing channel through an output end after a time delay. The time delay is substantially equal to a time interval between the first time and the second time.
    Type: Application
    Filed: November 1, 2012
    Publication date: May 1, 2014
    Inventor: Wen-Chang Cheng
  • Publication number: 20140049302
    Abstract: A phase-locked loop (PLL) for clock delay adjustment and a method thereof are disclosed. The method includes the following steps. A reference clock signal and a clock signal are generated. The reference clock signal is fed through an N-divider to generate an output clock signal having a frequency 1/N of the reference clock signal. In a phase frequency detector, a control signal is generated in accordance with a phase difference and a frequency difference between the output clock signal and a feedback signal generated by a voltage controlled oscillator coupled to the phase frequency detector. The control signal is then fed through a charge pump and a loop filter to generate a voltage control signal according to the control signal. Moreover, in an adjustable delay element, a blended delay signal is generated according to a clock signal and the voltage control signal.
    Type: Application
    Filed: August 20, 2012
    Publication date: February 20, 2014
    Applicant: NANYA TECHNOLOGY CORPORATION
    Inventor: Wen-Chang Cheng
  • Publication number: 20140046616
    Abstract: A circuit test system including a circuit test apparatus and a circuit to be tested is provided. The circuit test apparatus provides a first clock signal. The circuit to be tested includes a plurality of input/output pads and at least one clock pad. At least two input/output pads of the input/output pads are connected to each other to form a test loop during a test mode. The clock pad receives the first clock signal. The circuit to be tested multiplies a frequency of the first clock signal to generate a second clock signal, and the test loop of the circuit to be tested is tested based on the second clock signal during the test mode. The frequency of the second clock signal is higher than that of the first clock signal. Furthermore, a circuit test method of the foregoing circuit test system is also provided.
    Type: Application
    Filed: August 13, 2012
    Publication date: February 13, 2014
    Applicant: NANYA TECHNOLOGY CORPORATION
    Inventor: Wen-Chang Cheng
  • Patent number: 8593197
    Abstract: The invention provides a delay line circuit. The delay line circuit includes a delay line section and a feedback selection section. The delay line section receives an input clock signal and a feedback clock signal and delays one of the input clock signal and the feedback clock signal to generate an output clock signal, wherein the delay line section includes a plurality of delay units coupled in series. The feedback selection section is coupled to the delay line section and feedbacks the output clock signal to one of the delay units to serve as the feedback clock signal based on a selection signal. Wherein, one of the input clock signal and the feedback clock signal is delayed by a specific number of the delay units based on the selection signal to changes the frequency of the output clock signal.
    Type: Grant
    Filed: September 7, 2012
    Date of Patent: November 26, 2013
    Assignee: Nanya Technology Corporation
    Inventor: Wen-Chang Cheng
  • Patent number: 8189415
    Abstract: A sensing amplifier consists of a sensing circuit, a boosting circuit, at least one bit-line isolating circuit, and at least a P-sensing enhancement circuit. The sensing circuit is disposed between a sensing line and a complementary sensing line. The boosting circuit boosts the sensing line and the complementary sensing line during a boosting stage. The bit-line isolating circuit is coupled to the sensing circuit for controlling whether to isolate a bit line/complementary bit line from the sensing line/complementary sensing line. The P-sensing enhancement circuit is coupled to the sensing line, the complementary sensing line, and a reference voltage. When the bit-line isolating circuit isolates the bit line from the sensing line and isolates the complementary bit line from the complementary sensing line, a voltage level of the bit line or the complementary bit line is pulled up to the reference voltage by the P-sensing enhancement circuit during an enhancement stage.
    Type: Grant
    Filed: October 5, 2009
    Date of Patent: May 29, 2012
    Assignee: Nanya Technology Corp.
    Inventor: Wen-Chang Cheng