Patents by Inventor Wen-Jen Wang
Wen-Jen Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240119200Abstract: A method of building a characteristic model includes: acquiring raw electrical data from a measurement system outside one or more processing units; acquiring operational state-related data from an information collector inside the one or more processing units; performing a data annealing process on the raw electrical data and the operational state-related data to obtain and purified electrical data and purified operational state-related data; and performing a machine learning (ML)-based process to build the characteristic model based on the purified electrical data and the purified operational state-related data.Type: ApplicationFiled: October 3, 2023Publication date: April 11, 2024Applicant: MEDIATEK INC.Inventors: Yu-Jen Chen, Chien-Chih Wang, Wen-Wen Hsieh, Ying-Yi Teng
-
Publication number: 20240107902Abstract: A resistive memory device includes a dielectric layer, a via connection structure, a stacked structure, and an insulating structure. The via connection structure is disposed in the dielectric layer. The stacked structure is disposed on the via connection structure and the dielectric layer. The insulating structure penetrates through the stacked structure in a vertical direction and divides the stacked structure into a first memory cell unit and a second memory cell unit. The first memory cell unit includes a first bottom electrode, and the second memory cell unit includes a second bottom electrode separated from the first bottom electrode by the insulating structure. The via connection structure is electrically connected with the first bottom electrode and the second bottom electrode.Type: ApplicationFiled: October 20, 2022Publication date: March 28, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Yu-Huan Yeh, Chuan-Fu Wang
-
Patent number: 11933999Abstract: An optical structure film and a light source module are provided. The optical structure film includes multiple optical unit microstructures. Each of the optical unit microstructures has four side surfaces and an inwardly concave beam splitting surface. The beam splitting surface is respectively connected to the side surfaces, and the beam splitting surface has four endpoints when viewed from a front viewing angle. Connection lines of the four endpoints form a rectangle. The beam splitting surface includes at least one beam splitting curved surface. A junction of the at least one beam splitting curved surface and one of the four side surfaces is a first line segment. A projection of a midpoint of an edge of the rectangle on the beam splitting surface overlaps with a relative extreme point of the first line segment.Type: GrantFiled: December 1, 2022Date of Patent: March 19, 2024Assignee: Coretronic CorporationInventors: Wen-Chun Wang, Chih-Jen Tsang, Chung-Wei Huang
-
Publication number: 20240090190Abstract: A semiconductor device includes: first and second active regions extending in a first direction and separated by a gap relative to a second direction substantially perpendicular to the first direction; and gate structures correspondingly over the first and second active regions, the gate structures extending in the second direction; and each of the gate structures extending at least unilaterally substantially beyond a first side of the corresponding first or second active region that is proximal to the gap or a second side of the corresponding first or second active region that is distal to the gap; and some but not all of the gate structures also extending bilaterally substantially beyond each of the first and second sides of the corresponding first or second active region.Type: ApplicationFiled: November 27, 2023Publication date: March 14, 2024Inventors: Yu-Jen CHEN, Wen-Hsi LEE, Ling-Sung WANG, I-Shan HUANG, Chan-yu HUNG
-
Publication number: 20240071911Abstract: A semiconductor device includes a first die having a first bonding layer; a second die having a second bonding layer disposed over and bonded to the first bonding layer; a plurality of bonding members, wherein each of the plurality of bonding members extends within the first bonding layer and the second bonding layer, wherein the plurality of bonding members includes a connecting member electrically connected to a first conductive pattern in the first die and a second conductive pattern in the second die, and a dummy member electrically isolated from the first conductive pattern and the second conductive pattern; and an inductor disposed within the first bonding layer and the second bonding layer. A method of manufacturing a semiconductor device includes bonding a first inductive coil of a first die to a second inductive coil of a second die to form an inductor.Type: ApplicationFiled: January 31, 2023Publication date: February 29, 2024Inventors: Harry-Haklay Chuang, Wen-Tuo Huang, Li-Feng Teng, Wei-Cheng Wu, Yu-Jen Wang
-
Publication number: 20240074335Abstract: A RRAM device includes a bottom electrode, a resistive material layer, atop electrode, a hard mask and high work function sidewall parts. The bottom electrode, the resistive material layer, the top electrode and the hard mask are sequentially stacked on a substrate. The high work function sidewall parts cover sidewalls of the top electrode and sidewalls of the hard mask, thereby constituting a RRAM cell. A method of forming the RRAM device is also provided.Type: ApplicationFiled: November 8, 2023Publication date: February 29, 2024Applicant: UNITED MICROELCTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240074338Abstract: A resistive random access memory (RRAM) structure includes a RRAM cell, spacers and a dielectric layer. The RRAM cell is disposed on a substrate. The spacers are disposed beside the RRAM cell, wherein widths of top surfaces of the spacers are larger than or equal to widths of bottom surfaces of the spacers. The dielectric layer blanketly covers the substrate and sandwiches the RRAM cell, wherein the spacers are located in the dielectric layer. A method for forming the resistive random access memory (RRAM) structure is also provided.Type: ApplicationFiled: November 6, 2023Publication date: February 29, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11871685Abstract: A RRAM device includes a bottom electrode, a resistive material layer, a high work function layer, a top electrode, a hard mask and high work function sidewall parts. The bottom electrode, the resistive material layer, the high work function layer, the top electrode and the hard mask are sequentially stacked on a substrate. The high work function sidewall parts cover sidewalls of the top electrode and sidewalls of the hard mask, thereby constituting a RRAM cell. A method of forming said RRAM device is also provided.Type: GrantFiled: July 19, 2021Date of Patent: January 9, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11864473Abstract: Provided is a resistive random-access memory device, including a dielectric layer located on a substrate, a first electrode which is a column located on the dielectric layer, a second electrode covering a top surface and a sidewall of the first electrode, and a variable resistance layer sandwiched between the top surface of the first electrode and the second electrode and between the sidewall of the first electrode and the second electrode and located between the second electrode and the dielectric layer.Type: GrantFiled: August 17, 2021Date of Patent: January 2, 2024Assignee: United Microelectronics Corp.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20230413698Abstract: A resistive random access memory structure includes a first inter-layer dielectric layer; a bottom electrode disposed in the first inter-layer dielectric layer; a capping layer disposed on the bottom electrode and on the first inter-layer dielectric layer; and a through hole disposed in the capping layer. The through hole partially exposes a top surface of the bottom electrode. A variable resistance layer is disposed within the through hole. A top electrode is disposed within the through hole and on the variable resistance layer. A second inter-layer dielectric layer covers the top electrode and the capping layer.Type: ApplicationFiled: July 29, 2022Publication date: December 21, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20230354724Abstract: Provided is a resistive memory structure and a manufacturing method thereof. The resistive memory structure includes a substrate, a dielectric layer, a resistive memory device, a hard mask layer, and a spacer. The dielectric layer is located on the substrate. The dielectric layer has an opening. The resistive memory device is located in the opening and has a protrusion outside the opening. The resistive memory device includes a first electrode, a variable resistance layer, and a second electrode. The variable resistance layer is located on the first electrode. The second electrode is located on the variable resistance layer. The hard mask layer covers a top surface of the variable resistance layer. The spacer covers a sidewall of the variable resistance layer in the protrusion.Type: ApplicationFiled: May 23, 2022Publication date: November 2, 2023Applicant: United Microelectronics Corp.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11765915Abstract: A semiconductor device includes a substrate having a memory region and a logic region. A first dielectric layer is disposed on the substrate. A first conductive structure and a second conductive structure are respectively formed in the first dielectric layer on the memory region and the logic region. A memory cell is formed on the first dielectric layer and directly contacts a top surface of the first conductive structure. A first cap layer continuously covers a top surface and a sidewall of the memory cell and directly contacts a top surface of the second conductive structure. A second dielectric layer is formed on the first cap layer. A third conductive structure penetrates through the second dielectric layer and the first cap layer to contact the memory cell.Type: GrantFiled: July 21, 2022Date of Patent: September 19, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11632888Abstract: An RRAM structure includes a substrate. The substrate is divided into a memory cell region and a logic device region. A metal plug is disposed within the memory cell region. An RRAM is disposed on and contacts the metal plug. The RRAM includes a top electrode, a variable resistive layer, and a bottom electrode. The variable resistive layer is disposed between the top electrode and the bottom electrode. The variable resistive layer includes a first bottom surface. The bottom electrode includes a first top surface. The first bottom surface and the first top surface are coplanar. The first bottom surface only overlaps and contacts part of the first top surface.Type: GrantFiled: January 9, 2022Date of Patent: April 18, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20230020564Abstract: Provided is a resistive random-access memory device, including a dielectric layer located on a substrate, a first electrode which is a column located on the dielectric layer, a second electrode covering a top surface and a sidewall of the first electrode, and a variable resistance layer sandwiched between the top surface of the first electrode and the second electrode and between the sidewall of the first electrode and the second electrode and located between the second electrode and the dielectric layer.Type: ApplicationFiled: August 17, 2021Publication date: January 19, 2023Applicant: United Microelectronics Corp.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11538990Abstract: A method for forming a resistive random access memory structure. The resistive random access memory structure includes a bottom electrode; a variable resistance layer disposed on the bottom electrode; a top electrode disposed on the variable resistance layer; a protection layer surrounding the variable resistance layer, wherein a top surface of the protection layer and a top surface of the top electrode are coplanar; and an upper interconnect structure disposed on the top electrode, wherein the upper interconnect structure is electrically connected to the top electrode and directly contacts a sidewall of the protection layer.Type: GrantFiled: July 9, 2021Date of Patent: December 27, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20220399495Abstract: A RRAM device includes a bottom electrode, a resistive material layer, a high work function layer, a top electrode, a hard mask and high work function sidewall parts. The bottom electrode, the resistive material layer, the high work function layer, the top electrode and the hard mask are sequentially stacked on a substrate. The high work function sidewall parts cover sidewalls of the top electrode and sidewalls of the hard mask, thereby constituting a RRAM cell. A method of forming said RRAM device is also provided.Type: ApplicationFiled: July 19, 2021Publication date: December 15, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20220359618Abstract: A semiconductor device includes a substrate having a memory region and a logic region. A first dielectric layer is disposed on the substrate. A first conductive structure and a second conductive structure are respectively formed in the first dielectric layer on the memory region and the logic region. A memory cell is formed on the first dielectric layer and directly contacts a top surface of the first conductive structure. A first cap layer continuously covers a top surface and a sidewall of the memory cell and directly contacts a top surface of the second conductive structure. A second dielectric layer is formed on the first cap layer. A third conductive structure penetrates through the second dielectric layer and the first cap layer to contact the memory cell.Type: ApplicationFiled: July 21, 2022Publication date: November 10, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11437436Abstract: A semiconductor device includes a substrate having a memory region and a logic region. A first dielectric layer is disposed on the substrate. A first conductive structure and a second conductive structure are formed in the first dielectric layer and respectively on the memory region and the logic region of the substrate. A memory cell is disposed on the first dielectric layer and directly contacts a top surface of the first conductive structure. A first cap layer is formed on the first dielectric layer and continuously covers a top surface and a sidewall of the memory cell and a top surface of the second conductive structure. A second dielectric layer is formed on the first cap. A third conductive structure is formed in the second dielectric layer and penetrates through the first cap layer to contacts the memory cell.Type: GrantFiled: October 29, 2020Date of Patent: September 6, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20220209112Abstract: A resistive random access memory (RRAM) structure includes a RRAM cell, spacers and a dielectric layer. The RRAM cell is disposed on a substrate. The spacers are disposed beside the RRAM cell, wherein widths of top surfaces of the spacers are larger than or equal to widths of bottom surfaces of the spacers. The dielectric layer blanketly covers the substrate and sandwiches the RRAM cell, wherein the spacers are located in the dielectric layer. A method for forming said resistive random access memory (RRAM) structure is also provided.Type: ApplicationFiled: January 27, 2021Publication date: June 30, 2022Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20220130903Abstract: An RRAM structure includes a substrate. The substrate is divided into a memory cell region and a logic device region. A metal plug is disposed within the memory cell region. An RRAM is disposed on and contacts the metal plug. The RRAM includes a top electrode, a variable resistive layer, and a bottom electrode. The variable resistive layer is disposed between the top electrode and the bottom electrode. The variable resistive layer includes a first bottom surface. The bottom electrode includes a first top surface. The first bottom surface and the first top surface are coplanar. The first bottom surface only overlaps and contacts part of the first top surface.Type: ApplicationFiled: January 9, 2022Publication date: April 28, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang