Patents by Inventor Wen Lee
Wen Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147825Abstract: Examples disclosed herein relate to device. The device includes a substrate, a plurality of adjacent pixel-defining layer (PDL structures disposed over the substrate, and a plurality of sub-pixels. The PDL structure have a top surface coupled to adjacent sidewalls of the PDL structure. The plurality of sub-pixels are defined by the PDL structures. Each sub-pixel includes an anode, an organic light emitting diode (OLED), a cathode, and an encapsulation layer. The organic light emitting diode (OLED) material disposed over the anode. The OLED material extends over the top surface of the PDL structure past the adjacent sidewalls. The cathode is disposed over the OLED material. The cathode extends over the top surface of the PDL structure past the adjacent sidewalls. The encapsulation layer is disposed over the cathode. The encapsulation layer has a first sidewall and a second sidewall.Type: ApplicationFiled: October 26, 2022Publication date: May 2, 2024Inventors: Chung-chia CHEN, Yu-Hsin LIN, Ji Young CHOUNG, Jungmin LEE, Wen-Hao WU, Dieter HAAS
-
Publication number: 20240144728Abstract: Methods and systems are presented for signed document image analysis and fraud detection. An image of a document may be received from a user's device. A first layer of a machine learning engine is used to identify a signature and a name of the user within different areas of the received image. A second layer of the machine learning engine is used to extract a plurality of features from the different areas of the image. The plurality of features includes at least one visual feature representing the signature and at least one textual feature representing the name. A combined feature representation of the signature and the name is generated based on the plurality of features extracted from the image. A third layer of the machine learning engine is used to determine whether the signature of the user has been digitally altered, based on the combined feature representation.Type: ApplicationFiled: November 1, 2022Publication date: May 2, 2024Inventors: Quan Jin Ferdinand Tang, Jiyi Zhang, Jiazheng Zhang, Shanshan Peng, Jia Wen Lee
-
Publication number: 20240147220Abstract: A capability reporting method and a modem chip performing the same are provided. The capability reporting method includes the following steps. A capability enquiry message is received from a network. A plurality of weightings for a serving Radio Access Technology (RAT) and at least one non-serving RAT are determined. The weighting for the at least one non-serving RAT is downgraded. A plurality of capability information for the serving RAT and the non-serving RAT are composed according to the weightings. The size of the capability information for the at least one non-serving RAT is reduced. The capability information for the serving RAT and the capability information for the at least one non-serving RAT are combined to obtain a capability report message. The capability report message is replied to the network.Type: ApplicationFiled: October 24, 2023Publication date: May 2, 2024Inventors: Lung-Wen CHEN, Tsung-Ming LEE
-
Publication number: 20240145380Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a first interconnect dielectric layer arranged over a substrate. An interconnect wire extends through the first interconnect dielectric layer, and a barrier structure is arranged directly over the interconnect wire. The integrated chip further includes an etch stop layer arranged over the barrier structure and surrounds outer sidewalls of the barrier structure. A second interconnect dielectric layer is arranged over the etch stop layer, and an interconnect via extends through the second interconnect dielectric layer, the etch stop layer, and the barrier structure to contact the interconnect wire.Type: ApplicationFiled: January 5, 2024Publication date: May 2, 2024Inventors: Hsin-Chieh Yao, Chung-Ju Lee, Chih Wei Lu, Hsi-Wen Tien, Wei-Hao Liao, Yu-Teng Dai
-
Patent number: 11972975Abstract: A method of forming a semiconductor device structure is provided. The method includes forming a masking structure with first openings over a semiconductor substrate and correspondingly forming metal layers in the first openings. The method also includes recessing the masking structure to form second openings between the metal layers and forming a sacrificial layer surrounded by a first liner in each of the second openings. In addition, after forming a second liner over the sacrificial layer in each of the second openings, the method includes removing the sacrificial layer in each of the second openings to form a plurality of air gaps therefrom.Type: GrantFiled: June 24, 2021Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsi-Wen Tien, Wei-Hao Liao, Yu-Teng Dai, Hsin-Chieh Yao, Chih-Wei Lu, Chung-Ju Lee, Shau-Lin Shue
-
Patent number: 11973501Abstract: A multi-rank circuit system includes multiple transmitters each switchably coupled to a first end of a shared input/output (IO) channel and a unified receiver coupled to a second end of the shared IO channel. The unified receiver is coupled to apply a preconfigured analog reference voltage to set a differential output of the unified receiver, and further configured to apply a variable digital code to adjust the differential output according to a particular one of the transmitters that is switched to the shared IO channel.Type: GrantFiled: April 27, 2022Date of Patent: April 30, 2024Assignee: NVIDIA CORP.Inventors: Jiwang Lee, Jaewon Lee, Hsuche Nee, Po-Chien Chiang, Wen-Hung Lo, Michael Ivan Halfen, Abhishek Dhir
-
Publication number: 20240135745Abstract: An electronic device has a narrow viewing angle state and a wide viewing angle state, and includes a panel and a light source providing a light passing through the panel. In the narrow viewing angle state, the light has a first relative light intensity and a second relative light intensity. The first relative light intensity is the strongest light intensity, the second relative light intensity is 50% of the strongest light intensity, the first relative light intensity corresponds to an angle of 0°, the second relative light intensity corresponds to a half-value angle, and the half-value angle is between ?15° and 15°. In the narrow angle state, a third relative light intensity at each angle between 20° and 60° or each angle between ?20° and ?60° is lower than 20% of the strongest light intensity.Type: ApplicationFiled: January 3, 2024Publication date: April 25, 2024Applicant: InnnoLux CorporationInventors: Kuei-Sheng Chang, Po-Yang Chen, Kuo-Jung Wu, I-An Yao, Wei-Cheng Lee, Hsien-Wen Huang
-
Publication number: 20240133643Abstract: This disclosure describes single and multi-layer woven meshes designed to enable sucking flow condensation and capillary-driven liquid film boiling, respectively, for instance, in use in heat spreaders. In some instances, the single-layer woven meshes can include a nanostructure coating and a hydrophobic coating, while the multi-layer meshes can include a microcavity coating and optionally a hydrophilic coating.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: Ronggui Yang, Rongfu Wen, Shanshan Xu, Yung-Cheng Lee
-
Publication number: 20240134239Abstract: A display device including a substrate, a cholesteric liquid crystal layer, and a transparent electrode layer that are sequentially stacked is provided. The cholesteric liquid crystal layer includes cholesteric liquid crystal molecules and a plurality of transparent photoresist structures. Each of the transparent photoresist structures is a closed structure, and the cholesteric liquid crystal molecules are respectively accommodated in a plurality of patterned areas respectively surrounded by the transparent photoresist structures, so as to form a plurality of cholesteric liquid crystal patterns. The transparent electrode layer includes a plurality of sub-electrodes. The cholesteric liquid crystal patterns are respectively driven by the sub-electrodes. An orthogonal projection of each of the transparent photoresist structures on the substrate falls in an orthogonal projection of a corresponding sub-electrode of the sub-electrodes on the substrate.Type: ApplicationFiled: October 22, 2023Publication date: April 25, 2024Applicant: AUO CorporationInventors: Chun-Han Lee, Chien-Chuan Chen, Ju-Wen Chang, Hsin Chiang Chiang, Peng-Yu Chen
-
Patent number: 11967396Abstract: A multi-rank system includes multiple circuit ranks communicating over a common data line to multiple data receivers, each corresponding to one or more of the ranks and each having a corresponding reference voltage generator and clock timing adjustment circuit, such that a rank to communicate on the shared data line is switched without reconfiguring outputs of either the reference voltage generators or the clock timing adjustment circuits.Type: GrantFiled: April 27, 2022Date of Patent: April 23, 2024Assignee: NVIDIA CORP.Inventors: Wen-Hung Lo, Michael Ivan Halfen, Abhishek Dhir, Jaewon Lee
-
Patent number: 11967559Abstract: An electronic package is provided. The electronic package includes a semiconductor substrate. The semiconductor substrate includes a first active region and a first passive region separated from the first active region. The first active region is configured to regulate a power signal. The first passive region is configured to transmit a data signal.Type: GrantFiled: November 24, 2021Date of Patent: April 23, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chang Chi Lee, Chiu-Wen Lee, Jung Jui Kang
-
Patent number: 11967601Abstract: A bottom-emission light-emitting diode (LED) display includes a transparent substrate, a plurality of LEDs bonded on the substrate, a packaging layer formed on the substrate to cover the LEDs, and a reflecting layer formed on the packaging layer to reflect light emitted by the plurality of LEDs. The reflecting layer has a non-smooth shape or the packaging layer has different refractivities.Type: GrantFiled: August 13, 2021Date of Patent: April 23, 2024Assignee: Prilit Optronics, Inc.Inventors: Biing-Seng Wu, Chao-Wen Wu, Chun-Bin Wen, Chien-Lin Lai, Hsing-Ying Lee
-
Patent number: 11961761Abstract: One or more techniques or systems for mitigating pattern collapse are provided herein. For example, a semiconductor structure for mitigating pattern collapse is formed. In some embodiments, the semiconductor structure includes an extreme low-k (ELK) dielectric region associated with a via or a metal line. For example, a first metal line portion and a second metal line portion are associated with a first lateral location and a second lateral location, respectively. In some embodiments, the first portion is formed based on a first stage of patterning and the second portion is formed based on a second stage of patterning. In this manner, pattern collapse associated with the semiconductor structure is mitigated, for example.Type: GrantFiled: March 15, 2021Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Chih-Yuan Ting, Ya-Lien Lee, Chung-Wen Wu, Jeng-Shiou Chen
-
Patent number: 11961770Abstract: Some embodiments of the present disclosure relate to a processing tool. The tool includes a housing enclosing a processing chamber, and an input/output port configured to pass a wafer through the housing into and out of the processing chamber. A back-side macro-inspection system is arranged within the processing chamber and is configured to image a back side of the wafer. A front-side macro-inspection system is arranged within the processing chamber and is configured to image a front side of the wafer according to a first image resolution. A front-side micro-inspection system is arranged within the processing chamber and is configured to image the front side of the wafer according to a second image resolution which is higher than the first image resolution.Type: GrantFiled: November 4, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Han Lin, Chien-Fa Lee, Hsu-Shui Liu, Jiun-Rong Pai, Sheng-Hsiang Chuang, Surendra Kumar Soni, Shou-Wen Kuo, Wu-An Weng, Gary Tsai, Chien-Ko Liao, Ya Hsun Hsueh, Becky Liao, Ethan Yu, Ming-Chi Tsai, Kuo-Yi Liu
-
Patent number: 11961768Abstract: A method includes forming a first transistor, which includes forming a first gate dielectric layer over a first channel region in a substrate and forming a first work-function layer over the first gate dielectric layer, wherein forming the first work-function layer includes depositing a work-function material using first process conditions to form the work-function material having a first proportion of different crystalline orientations and forming a second transistor, which includes forming a second gate dielectric layer over a second channel region in the substrate and forming a second work-function layer over the second gate dielectric layer, wherein forming the second work-function layer includes depositing the work-function material using second process conditions to form the work-function material having a second proportion of different crystalline orientations.Type: GrantFiled: May 5, 2023Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ya-Wen Chiu, Da-Yuan Lee, Hsien-Ming Lee, Kai-Cyuan Yang, Yu-Sheng Wang, Chih-Hsiang Fan, Kun-Wa Kuok
-
Patent number: 11963432Abstract: A display substrate, including: a first film layer arranged on a side of a base substrate, a second film layer arranged on a side of the first film layer away from the base substrate and an adhesive material portion arranged therebetween; wherein the first film layer has a first surface and a second surface respectfully facing the second film layer and the first film layer, and the first surface is at least partially in contact with the second surface; the adhesive material portion is arranged at least partially in a non-flat contact area formed between the first film layer and the second film layer, to adhere the first film layer and the second film layer; an adhesion between the adhesive material portion and each of the first film layer and the second film layer is greater than an adhesion between the first film layer and the second film layer.Type: GrantFiled: October 28, 2021Date of Patent: April 16, 2024Assignees: MIANYANG BOE OPTOELECTRONICS TECHNOLOGY CO., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Yaohong Tan, Jenyu Lee, Wen Sun, Yuanchen Chin
-
Patent number: 11961899Abstract: A semiconductor device includes a gate structure extending along a first lateral direction. The semiconductor device includes a source/drain structure disposed on one side of the gate structure along a second lateral direction, the second lateral direction perpendicular to the first lateral direction. The semiconductor device includes an air gap disposed between the gate structure and the source/drain structure along the second lateral direction, wherein the air gap is disposed over the source/drain structure.Type: GrantFiled: January 23, 2023Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Yao Lin, Hsiao Wen Lee, Yu-Shan Cheng, Chao-Cheng Chen
-
Publication number: 20240120200Abstract: Semiconductor device and the manufacturing method thereof are disclosed herein. An exemplary method of forming a semiconductor device comprises receiving a structure including a substrate and a first hard mask over the substrate, the first hard mask having at least two separate portions; forming spacers along sidewalls of the at least two portions of the first hard mask with a space between the spacers; forming a second hard mask in the space; forming a first cut in the at least two portions of the first hard mask; forming a second cut in the second hard mask; and depositing a cut hard mask in the first cut and the second cut.Type: ApplicationFiled: December 18, 2023Publication date: April 11, 2024Inventors: Hsi-Wen Tien, Wei-Hao Liao, Pin-Ren Dai, Chih Wei Lu, Chung-Ju Lee
-
Publication number: 20240120317Abstract: A fan-out semiconductor device includes stacked semiconductor dies having die bond pads arranged in columns exposed at a sidewall of the stacked semiconductor dies. The stacked dies are encapsulated in a photo imageable dielectric (PID) material, which is developed to form through-hole cavities that expose the columns of bond pads of each die at the sidewall. The through-hole cavities are plated or filled with an electrical conductor to form conductive through-holes coupling die bond pads within the columns to each other.Type: ApplicationFiled: July 13, 2023Publication date: April 11, 2024Applicant: Western Digital Technologies, Inc.Inventors: Cheng-Hsiung Yang, Chien Te Chen, Cong Zhang, Ching-Chuan Hsieh, Yu-Ying Tan, Juan Zhou, Ai-wen Wang, Yih-Fran Lee, Yu-Wen Huang
-
Patent number: 11953751Abstract: A housing structure including a first housing and a second housing is provided. The first housing includes a first body and at least one metal fixing part protruding from the first body. The second housing includes a second body and at least one receiving part. The at least one metal fixing part leans against the at least one receiving part in a bent manner, such that the first housing is fixed on the second housing.Type: GrantFiled: October 6, 2021Date of Patent: April 9, 2024Assignee: Lite-On Technology CorporationInventors: Chiech-Wen Ho, Chi-Ting Lee, Chuan-Chih Hsiao