Patents by Inventor Wen-Yao Chang
Wen-Yao Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230387058Abstract: In an embodiment, an interposer has a first side, a first integrated circuit device attached to the first side of the interposer with a first set of conductive connectors, each of the first set of conductive connectors having a first height, a first die package attached to the first side of the interposer with a second set of conductive connectors, the second set of conductive connectors including a first conductive connector and a second conductive connector, the first conductive connector having a second height, the second conductive connector having a third height, the third height being different than the second height, a first dummy conductive connector being between the first side of the interposer and the first die package, an underfill disposed beneath the first integrated circuit device and the first die package, and an encapsulant disposed around the first integrated circuit device and the first die package.Type: ApplicationFiled: August 9, 2023Publication date: November 30, 2023Inventors: Kuan-Yu Huang, Sung-Hui Huang, Shang-Yun Hou, Shu Chia Hsu, Yu-Yun Huang, Wen-Yao Chang, Yu-Jen Cheng
-
Patent number: 11489947Abstract: A relay node and method for encapsulating a packet based on a tunneling protocol. The relay node includes a communication device, a storage device, and a processor. The communication device communicates with a receiving node and a transmitting node; the storage device stores multiple instructions; and the processor is coupled to the communication device and the storage device for loading and executing the multiple instructions stored in the storage device to: control the communication device to receive a packet transmitted by the transmitting node; generate a protocol header related to the packet based on the packet, and calculate a checksum as a checksum block in the multiple sections using multiple sections in the protocol header at least; generate an encapsulated packet including the protocol header and the packet; and transmit the encapsulated packet to the receiving node through the communication device for verifying the checksum block.Type: GrantFiled: November 27, 2020Date of Patent: November 1, 2022Assignee: INSTITUTE FOR INFORMATION INDUSTRYInventors: Jing-Ping Wang, Wen-Yao Chang
-
Publication number: 20220141321Abstract: A relay node and method for encapsulating a packet based on a tunneling protocol. The relay node includes a communication device, a storage device, and a processor. The communication device communicates with a receiving node and a transmitting node; the storage device stores multiple instructions; and the processor is coupled to the communication device and the storage device for loading and executing the multiple instructions stored in the storage device to: control the communication device to receive a packet transmitted by the transmitting node; generate a protocol header related to the packet based on the packet, and calculate a checksum as a checksum block in the multiple sections using multiple sections in the protocol header at least; generate an encapsulated packet including the protocol header and the packet; and transmit the encapsulated packet to the receiving node through the communication device for verifying the checksum block.Type: ApplicationFiled: November 27, 2020Publication date: May 5, 2022Inventors: Jing-Ping WANG, Wen-Yao CHANG
-
Publication number: 20220052009Abstract: In an embodiment, an interposer has a first side, a first integrated circuit device attached to the first side of the interposer with a first set of conductive connectors, each of the first set of conductive connectors having a first height, a first die package attached to the first side of the interposer with a second set of conductive connectors, the second set of conductive connectors including a first conductive connector and a second conductive connector, the first conductive connector having a second height, the second conductive connector having a third height, the third height being different than the second height, a first dummy conductive connector being between the first side of the interposer and the first die package, an underfill disposed beneath the first integrated circuit device and the first die package, and an encapsulant disposed around the first integrated circuit device and the first die package.Type: ApplicationFiled: April 9, 2021Publication date: February 17, 2022Inventors: Kuan-Yu Huang, Sung-Hui Huang, Shang-Yun Hou, Shu Chia Hsu, Yu-Yun Huang, Wen-Yao Chang, Yu-Jen Cheng
-
Publication number: 20200163209Abstract: A circuit board with a substrate made of silicone comprises a silicone substrate made of silicone; an adhering layer adhered on the silicone substrate; a metal layer formed as a metal plate layer or a metal circuit layer; the metal layer being adhered on the adhering layer; and wherein the metal layer is etched to form with metal circuits. Furthermore, electronic elements are adhered on the metal layer to form as circuits. A packaging silicone layer encapsulates the metal layer and the electronic elements for packaging. The circuit board is a flat plate board or a curled board. The silicone are known as polysiloxanes, and are polymer that includes any synthetic compound made up of repeating unit of siloxane, which is a chain of alternating silicon atoms and oxygen atoms, combined with carbon, hydrogen, and sometimes other elements. The silicone is not silicon atoms as those used in wafer.Type: ApplicationFiled: September 17, 2019Publication date: May 21, 2020Inventor: WEN YAO CHANG
-
Publication number: 20200070488Abstract: A silicon contained integrated structure and the method for forming the same is proposed, wherein a hot melt glue layer is adhered under a silicon layer. The hot melt glue layer contains a high temperature hot melt glue layer and a low temperature hot melt glue layer. By the high temperature hot melt glue layer, the hot melt glue layer may be combined to the silicon layer, while the low temperature hot melt glue layer cause the whole structure can be combined to an object, such as cloth. Furthermore, the present invention uses silicon as material. It can be formed as various specific shapes by molding manufacturing and then the silicon integrated sheet can be transferred to cloth. The whole process is quick and cost is low. Moreover, silicon is not deformed due to heat and thus it has lower effect to the environment than other conventional used material.Type: ApplicationFiled: November 11, 2019Publication date: March 5, 2020Inventor: WEN YAO CHANG
-
Publication number: 20190270294Abstract: A silicon contained integrated structure and the method for forming the same is proposed, wherein a hot melt glue layer is adhered under a silicon layer. The hot melt glue layer contains a high temperature hot melt glue layer and a low temperature hot melt glue layer. By the high temperature hot melt glue layer, the hot melt glue layer may be combined to the silicon layer, while the low temperature hot melt glue layer cause the whole structure can be combined to an object, such as cloth. Furthermore, the present invention uses silicon as material. It can be formed as various specific shapes by molding manufacturing and then the silicon integrated sheet can be transferred to cloth. The whole process is quick and cost is low. Moreover, silicon is not deformed due to heat and thus it has lower effect to the environment than other conventional used material.Type: ApplicationFiled: March 1, 2018Publication date: September 5, 2019Inventor: WEN YAO CHANG
-
Patent number: 10334726Abstract: A circuit board with a substrate made of silicon includes a silicon substrate made of silicon; an adhering layer which is a gluing layer and is adhered on the silicon substrate; and a metal layer formed as a metal plate layer or a metal circuit layer; the metal layer being adhered on the adhering layer. Furthermore, the method for forming the circuit board with silicon substrate is proposed, in that a method for forming a circuit board suitable for etching and a method for forming a circuit board for screen printing are proposed.Type: GrantFiled: December 14, 2017Date of Patent: June 25, 2019Inventor: Wen Yao Chang
-
Publication number: 20190191554Abstract: A circuit board with a substrate made of silicon includes a silicon substrate made of silicon; an adhering layer which is a gluing layer and is adhered on the silicon substrate; and a metal layer formed as a metal plate layer or a metal circuit layer; the metal layer being adhered on the adhering layer. Furthermore, the method for forming the circuit board with silicon substrate is proposed, in that a method for forming a circuit board suitable for etching and a method for forming a circuit board for screen printing are proposed.Type: ApplicationFiled: December 14, 2017Publication date: June 20, 2019Inventor: WEN YAO CHANG
-
Publication number: 20190191556Abstract: A circuit board with a substrate made of silicon comprises a silicon substrate made of silicon; an adhering layer which is a gluing layer and is adhered on the silicon substrate; a metal layer formed as a metal plate layer or a metal circuit layer; the metal layer being adhered on the adhering layer; and wherein the metal layer is etched to form with metal circuits. Furthermore, electronic elements are adhered on the metal layer to form as circuits with specific functions. A packaging silicon layer encapsulates the metal layer and the electronic elements for packaging. The circuit board is a flat plate board or a curled board.Type: ApplicationFiled: November 20, 2018Publication date: June 20, 2019Inventor: WEN YAO CHANG
-
Publication number: 20190191555Abstract: A circuit board with a substrate made of silicon includes a silicon substrate made of silicon; an adhering layer which is a gluing layer and is adhered on the silicon substrate; a metal layer formed as a metal plate layer or a metal circuit layer; the metal layer being adhered on the adhering layer; and wherein the metal layer is formed with metal circuits by screen printing. Electronic elements are adhered on the metal layer to form as circuits with specific functions. Materials of the adhering layer contains Organic silicon polyester copolymer resin, Ethyl acetate and Organic silicon resin. Material of the metal layer is selected from copper, aluminum, sliver, and gold. A packaging silicon layer encapsulates the metal layer and the electronic elements for packaging. Material of the metal layer is selected from copper, aluminum, sliver, and gold.Type: ApplicationFiled: November 12, 2018Publication date: June 20, 2019Inventor: WEN YAO CHANG
-
Patent number: 10278283Abstract: A circuit board with a substrate made of silicon includes a a silicon substrate made of silicon; an adhering layer which is a gluing layer and is adhered on the silicon substrate; a metal layer formed as a metal plate layer or a metal circuit layer; the metal layer being adhered on the adhering layer. Furthermore, the method for forming the circuit board with silicon substrate is proposed, in that a method for forming a circuit board suitable for etching and a method for forming a circuit board for screen printing are proposed.Type: GrantFiled: December 14, 2017Date of Patent: April 30, 2019Inventor: Wen Yao Chang
-
Patent number: 10019248Abstract: The present invention discloses a system and method for service matching of IM software, which is adapted for operating between a plurality of user devices and a plurality of IM software supplier servers. The IM software supplier server provides at least one IM software associated service. The user device merely installs one of the plurality of IM software, and the user device can access services provided by different IM software supplier servers. The service matching method comprises: relaying a service request to the corresponding IM software supplier server according to a correspondence table defining the IM software and names of the IM software associated service when the user device makes the service request; and returning a feedback of the corresponding IM software supplier server to the user device made the service request.Type: GrantFiled: November 17, 2016Date of Patent: July 10, 2018Assignee: INSTITUTE FOR INFORMATION INDUSTRYInventors: Frank Chee-Da Tsai, Wen-Jen Ho, Wen-Yao Chang
-
Publication number: 20180161688Abstract: A soft building block assembly includes at least one soft building block element formed by soft material and having at least one buckling portion; by stacking of the soft building block element elements, various kinds of toys being formed; a Shore value of the material of the soft building block element is between 20 to 95. Material of the soft building block element is selected from one of PE(Thermal Plastic Elastomer), TPR(Thermal Plastic Rubber), TPU(Thermal PU, PU(Polyurethane) or thermal static material, such as silica rubber. the soft building block element has at least one of a buckling portion and a coupling portion, and the buckling portion of a soft building block element is buckled to the coupling portion of another soft building block element.Type: ApplicationFiled: December 13, 2016Publication date: June 14, 2018Inventor: WEN YAO CHANG
-
Publication number: 20180121184Abstract: The present invention discloses a system and method for service matching of IM software, which is adapted for operating between a plurality of user devices and a plurality of IM software supplier servers. The IM software supplier server provides at least one IM software associated service. The user device merely installs one of the plurality of IM software, and the user device can access services provided by different IM software supplier servers. The service matching method comprises: relaying a service request to the corresponding IM software supplier server according to a correspondence table defining the IM software and names of the IM software associated service when the user device makes the service request; and returning a feedback of the corresponding IM software supplier server to the user device made the service request.Type: ApplicationFiled: November 17, 2016Publication date: May 3, 2018Inventors: Frank Chee-Da TSAI, Wen-Jen HO, Wen-Yao CHANG
-
Patent number: 9508653Abstract: A method includes recording a wafer ID and a location ID of a device die in a database, and bonding the device die over a package substrate, wherein the device die and the package substrate are disposed in a package. A package ID is on the package. A mapping is established to link the wafer ID and the location ID of the device die to the package ID.Type: GrantFiled: September 18, 2013Date of Patent: November 29, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kewei Zuo, Wen-Yao Chang, Chien Rhone Wang
-
Patent number: 9010617Abstract: In a reflow process, a plurality of solder bumps between a first workpiece and a second workpiece is melted. During a solidification stage of the plurality of solder bumps, the plurality of solder bumps is cooled at a first cooling rate. After the solidification stage is finished, the plurality of solder bumps is cooled at a second cooling rate lower than the first cooling rate.Type: GrantFiled: January 10, 2011Date of Patent: April 21, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Wen-Yao Chang, Chien Rhone Wang, Kewei Zuo, Chung-Shi Liu
-
Publication number: 20150079734Abstract: A method includes recording a wafer ID and a location ID of a device die in a database, and bonding the device die over a package substrate, wherein the device die and the package substrate are disposed in a package. A package ID is on the package. A mapping is established to link the wafer ID and the location ID of the device die to the package ID.Type: ApplicationFiled: September 18, 2013Publication date: March 19, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kewei Zuo, Wen-Yao Chang, Chien Rhone Wang
-
Publication number: 20150051860Abstract: A method of inspecting a structure of a device and a system for doing the same is described. The method includes generating a sample image of a device having a structure to be inspected; identifying a plurality of features of the sample image; comparing the plurality of features to a corresponding plurality of features of a reference image; and locating features in the sample image that deviate from corresponding features of the reference image. The generating step includes moving the device, a detector array or both, relative to one another, wherein the detector array is configured to generate a line of data representing light reflected from the device, and assembling lines of data from the detector array to generate a sample image.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kewei ZUO, Wen-Yao CHANG, Ming-Shin SU, Chien Rhone WANG, Hsin-Hui LEE, Chih-Hao LIN
-
Patent number: 8611909Abstract: A service providing apparatus, a service consuming apparatus, and a service transmitting method are provided. The service providing apparatus is adapted to connect with the service consuming apparatus via a wireless network. Within a control channel period, the service providing apparatus schedules the services with the service consuming apparatus. Within a service channel period, the service providing apparatus provides a service resource to the service consuming apparatus according to the result of scheduling the services. If the service consuming apparatus does not send a service request signal to the service providing apparatus within the control channel period, the service consuming apparatus has to remain silent within the service control channel. By the arrangement, the problems caused from the characteristic of the link asymmetry of the wireless network can be solved.Type: GrantFiled: December 4, 2009Date of Patent: December 17, 2013Assignee: Institute for Information IndustryInventors: Yen-Chich Cheng, Chih-Hsun Chou, Wen-Yao Chang