Patents by Inventor Wensheng Qian
Wensheng Qian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240030279Abstract: The present disclosure provides a semiconductor structure and a method for forming the semiconductor structure. The method includes: providing a substrate including a device region and a guard ring region surrounding the device region; and forming a power device in the device region and forming a guard ring in the guard ring region, wherein the guard ring is doped with a first dopant ion that is formed by a partial doping process used in a formation of the power device, and a conductivity type of the first dopant ion in the guard ring is different from a device type of the power device. Since the guard ring is formed by the necessary doping process used in forming the power device, additional photomask process and doping process for forming the guard ring is omitted, effectively reducing process steps and process costs.Type: ApplicationFiled: April 24, 2023Publication date: January 25, 2024Inventors: Zhengrong CHEN, Wensheng Qian, Sitong Chen, Zhaozhao Xu, Wan Song, Donghua Liu, Leping Wei
-
Publication number: 20230275164Abstract: An image sensor and a method for forming the image sensor are provided. The method includes: providing a substrate; patterning the substrate to form a plurality of columnar structures configured in an array, wherein a first trench, a second trench, and a third trench are configured between adjacent columnar structures and respectively along a first direction, a second direction, and a third direction, side walls of the columnar structures perpendicular to the first direction are (110) crystal faces, and oblique sections of the columnar structures perpendicular to the third direction are (100) crystal faces; and forming a doped epitaxial layer in the first trench, the second trench and the cross trench. Therefore, for the image sensor, an upper part of the cross trench is improved with little defects after the cross trench is full filled, which can effectively reduce white pixels and thus improve the performance of the image sensor.Type: ApplicationFiled: February 21, 2023Publication date: August 31, 2023Inventors: Jialong LI, Ziquan FANG, Xiao FAN, Han WANG, Guanglong CHEN, Wensheng QIAN
-
Patent number: 11456371Abstract: The application discloses a method for making an LDMOS device and an LDMOS device, the method comprising steps of: forming a well doped region in a substrate; forming a gate oxide on the substrate; forming a polysilicon gate on the gate oxide, wherein the polysilicon gate and the gate oxide form a step structure; performing drift region ion implantation at least two times to form a drift region in the substrate, wherein the drift region covers the well doped region and the bottom of the gate oxide, and in the at least two times of drift region ion implantation, there is a difference in energy between at least two times of drift region ion implantation; and performing heavily doped ion implantation, to separately form a source terminal and a channel lead-out terminal in the well doped region and to form a drain terminal in the drift region.Type: GrantFiled: September 16, 2020Date of Patent: September 27, 2022Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventor: Wensheng Qian
-
Publication number: 20220230909Abstract: A method for making a deep trench isolation of a CIS device includes: growing a first epitaxial layer on a substrate; forming a hard mask layer on the first epitaxial layer; performing photolithography and etching processes to form deep trenches arranged longitudinally and transversely in the first epitaxial layer; forming a second epitaxial layer in the deep trenches; performing a thermal oxidation process to form a first oxide layer on the surface of the second epitaxial layer; completely filling the deep trenches with polysilicon; performing a back-etching process to expose sidewalls of the first oxide layer in the deep trenches; forming a second oxide layer on the top of the polysilicon; removing the hard mask layer and the first oxide layer above the second oxide layer; rapidly growing a third epitaxial layer; and performing a CMP process to form a deep trench isolation on the substrate.Type: ApplicationFiled: January 17, 2022Publication date: July 21, 2022Applicants: Hua Hong Semiconductor (Wuxi) Limited, Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Jialong LI, Peng HUANG, Xiao FAN, Wensheng QIAN
-
Patent number: 11264497Abstract: Disclosed is an LDMOS device comprising a drift region formed by a selected area of a doped layer of a first conductivity type on a semiconductor substrate, a gate structure comprising a gate dielectric layer and a gate conductive layer which are sequentially formed on a surface of the doped layer of the first conductivity type, a doped self-aligned channel region of a second conductivity type, and a doped layer formed by tilted ion implantation with a first side face of the gate structure as a self-alignment condition. A method for manufacturing an LDMOS device is further disclosed. The channel length is not affected by lithography and thus can be minimized to fulfill an ultralow specific-on-resistance, and the distribution uniformity of the channel length can be improved, so that the performance uniformity of the device is improved.Type: GrantFiled: October 18, 2019Date of Patent: March 1, 2022Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventor: Wensheng Qian
-
Publication number: 20210391448Abstract: The application discloses a method for making an LDMOS device and an LDMOS device, the method comprising steps of: forming a well doped region in a substrate; forming a gate oxide on the substrate; forming a polysilicon gate on the gate oxide, wherein the polysilicon gate and the gate oxide form a step structure; performing drift region ion implantation at least two times to form a drift region in the substrate, wherein the drift region covers the well doped region and the bottom of the gate oxide, and in the at least two times of drift region ion implantation, there is a difference in energy between at least two times of drift region ion implantation; and performing heavily doped ion implantation, to separately form a source terminal and a channel lead-out terminal in the well doped region and to form a drain terminal in the drift region.Type: ApplicationFiled: September 16, 2020Publication date: December 16, 2021Applicant: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventor: Wensheng QIAN
-
Publication number: 20200235237Abstract: Disclosed is an LDMOS device comprising a drift region formed by a selected area of a doped layer of a first conductivity type on a semiconductor substrate, a gate structure comprising a gate dielectric layer and a gate conductive layer which are sequentially formed on a surface of the doped layer of the first conductivity type, a doped self-aligned channel region of a second conductivity type, and a doped layer formed by tilted ion implantation with a first side face of the gate structure as a self-alignment condition. A method for manufacturing an LDMOS device is further disclosed. The channel length is not affected by lithography and thus can be minimized to fulfill an ultralow specific-on-resistance, and the distribution uniformity of the channel length can be improved, so that the performance uniformity of the device is improved.Type: ApplicationFiled: October 18, 2019Publication date: July 23, 2020Applicant: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventor: Wensheng QIAN
-
Patent number: 9997626Abstract: An NLDMOS device that includes a drift region, a P well, and a first PTOP layer and a second PTOP layer formed on the drift region, wherein the first PTOP layer has the same lateral size with the second PTOP layer, the first PTOP layer is spaced from the second PTOP layer in the longitudinal direction and located on the bottom of the second PTOP layer, with the depth of the first PTOP layer less than or equal to that of the bottom of the P well. The present invention also discloses a method for manufacturing the NLDMOS device.Type: GrantFiled: December 29, 2015Date of Patent: June 12, 2018Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Wenting Duan, Donghua Liu, Wensheng Qian
-
Patent number: 9997605Abstract: The present invention discloses an LDMOS device, whose drift region is composed of a first drift region and a second drift region, the first drift region being composed of an ion implantation region formed in a selected region of the silicon substrate; the second drift region, composed of the doped polysilicon formed on the surface of the silicon substrate, is superimposed on the first drift region, with the drain region formed in the second drift region. With the second drift region of the present invention, the thickness of the entire drift region can be increased, and thus the parasitic resistance of the entire drift region can be reduced, the linear current of the device can be effectively increased, and the on-resistance of the device can be effectively reduced; the device of the present invention can also maintain a high breakdown voltage and lower process cost. The present invention further discloses a method for manufacturing the LDMOS device.Type: GrantFiled: December 22, 2014Date of Patent: June 12, 2018Assignee: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventor: Wensheng Qian
-
Publication number: 20160351704Abstract: An NLDMOS device that includes a drift region, a P well, and a first PTOP layer and a second PTOP layer formed on the drift region, wherein the first PTOP layer has the same lateral size with the second PTOP layer, the first PTOP layer is spaced from the second PTOP layer in the longitudinal direction and located on the bottom of the second PTOP layer, with the depth of the first PTOP layer less than or equal to that of the bottom of the P well. The present invention also discloses a method for manufacturing the NLDMOS device.Type: ApplicationFiled: December 29, 2015Publication date: December 1, 2016Applicant: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventors: Wenting Duan, Donghua Liu, Wensheng Qian
-
Patent number: 9484455Abstract: An isolation NLDMOS device including: an N well and a P well adjacent to each other on an upper part of a P substrate; on the upper part of the P well are sequentially arranged a first P type heavily doped region, a first field oxide, and a second P type heavily doped region; on the upper part of the N well are arranged a second field oxide and an N type heavily doped region; a gate oxide is between the second P type heavily doped region and the second field oxide; a gate polysilicon sits above the gate oxide and part of the second field oxide; from the first P type heavily doped region, the second P type heavily doped region and the N type heavily doped region are led out each a connecting wire via a respective contact hole.Type: GrantFiled: December 22, 2015Date of Patent: November 1, 2016Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Donghua Liu, Wenting Duan, Wensheng Qian
-
Patent number: 9478640Abstract: An LDMOS device is disclosed. The LDMOS device includes: a substrate having a first type of conductivity; a drift region having a second type of conductivity and a doped region having the first type of conductivity both formed in the substrate; a drain region having the second type of conductivity and being formed in the drift region, the drain region being located at an end of the drift region farther from the doped region; and a buried layer having the first type of conductivity and being formed in the drift region, the buried layer being in close proximity to the drain region and having a step-like bottom surface, and wherein a depth of the buried layer decreases progressively in a direction from the drain region to the doped region. A method of fabricating LDMOS device is also disclosed.Type: GrantFiled: August 19, 2013Date of Patent: October 25, 2016Assignee: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventor: Wensheng Qian
-
Publication number: 20160233332Abstract: An isolation NLDMOS device including: an N well and a P well adjacent to each other on an upper part of a P substrate; on the upper part of the P well are sequentially arranged a first P type heavily doped region, a first field oxide, and a second P type heavily doped region; on the upper part of the N well are arranged a second field oxide and an N type heavily doped region; a gate oxide is between the second P type heavily doped region and the second field oxide; a gate polysilicon sits above the gate oxide and part of the second field oxide; from the first P type heavily doped region, the second P type heavily doped region and the N type heavily doped region are led out each a connecting wire via a respective contact hole.Type: ApplicationFiled: December 22, 2015Publication date: August 11, 2016Applicant: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventors: Donghua Liu, Wenting Duan, Wensheng Qian
-
Publication number: 20160181400Abstract: The present invention discloses an LDMOS device, whose drift region is composed of a first drift region and a second drift region, the first drift region being composed of an ion implantation region formed in a selected region of the silicon substrate; the second drift region, composed of the doped polysilicon formed on the surface of the silicon substrate, is superimposed on the first drift region, with the drain region formed in the second drift region. With the second drift region of the present invention, the thickness of the entire drift region can be increased, and thus the parasitic resistance of the entire drift region can be reduced, the linear current of the device can be effectively increased, and the on-resistance of the device can be effectively reduced; the device of the present invention can also maintain a high breakdown voltage and lower process cost. The present invention further discloses a method for manufacturing the LDMOS device.Type: ApplicationFiled: December 22, 2014Publication date: June 23, 2016Inventor: Wensheng Qian
-
Patent number: 9130003Abstract: A structure for picking up a collector region including a pair of polysilicon stacks formed in the isolation regions and extending below the collector region; and a pair of collector electrodes contacting on the polysilicon stacks, wherein the pair of polysilicon stacks includes: an undoped polysilicon layer and a doped polysilicon layer located on the undoped polysilicon layer, wherein a depth of the doped polysilicon layer is greater than a depth of the collector region; the depth of the collector region is greater than a depth of the isolation regions.Type: GrantFiled: May 22, 2013Date of Patent: September 8, 2015Assignee: SHANGHAI HUA HONG NEC ELECTRONICSInventor: Wensheng Qian
-
Patent number: 9117900Abstract: An RF LDMOS device is disclosed, including: a substrate having a first conductivity type; a channel doped region having the first conductivity type and a drift region having a second conductivity type, each in an upper portion of the substrate, the channel doped region having a first end in lateral contact with a first end of the drift region; a first well having the first conductivity type in the substrate, the first well having a top portion in contact with both of a bottom of the first end of the channel doped region and a bottom of the first end of the drift region; and a second well having the first conductivity type in the substrate, the second well having a top portion in contact with a bottom of a second end of the drift region. A method of forming such an RF LDMOS device is also disclosed.Type: GrantFiled: January 3, 2014Date of Patent: August 25, 2015Assignee: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventor: Wensheng Qian
-
Patent number: 9059277Abstract: A radio frequency (RF) laterally diffused metal oxide semiconductor (LDMOS) device is disclosed, wherein a lightly doped n-type drain region has a laterally non-uniform n-type dopant concentration distribution, which is achieved by forming a moderately n-type doped region, having a higher doping concentration and a greater depth than the rest portion of the lightly doped n-type drain region, in a portion of the lightly n-type doped region proximate to the polysilicon gate. The structure enables the RF LDMOS device of the present invention to have both a high breakdown voltage and a significantly reduced on-resistance. A method of fabricating such a RF LDMOS device is also disclosed.Type: GrantFiled: August 1, 2013Date of Patent: June 16, 2015Assignee: SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.Inventors: Juanjuan Li, Wensheng Qian, Feng Han, Pengliang Ci
-
Patent number: 9029948Abstract: An LDMOS device is disclosed. The LDMOS device includes: a substrate having a first type of conductivity; a drift region having a second type of conductivity and being formed in the substrate; a doped region having the first type of conductivity and being formed in the substrate, the doped region being located at a first end of the drift region and laterally adjacent to the drift region; and a heavily doped drain region having the second type of conductivity and being formed in the substrate, the heavily doped drain region being located at a second end of the drift region, wherein the drift region has a step-like top surface with at least two step portions, and wherein a height of the at least two step portions decreases progressively in a direction from the doped region to the drain region. A method of fabricating LDMOS device is also disclosed.Type: GrantFiled: July 22, 2013Date of Patent: May 12, 2015Assignee: Shanghai Hua Hong NEC Electronics Co., Ltd.Inventor: Wensheng Qian
-
Patent number: 9012279Abstract: A SiGe HBT is disclosed, which includes: a silicon substrate; shallow trench field oxides formed in the silicon substrate; a pseudo buried layer formed at bottom of each shallow trench field oxide; a collector region formed beneath the surface of the silicon substrate, the collector region being sandwiched between the shallow trench field oxides and between the pseudo buried layers; a polysilicon gate formed above each shallow trench field oxide having a thickness of greater than 150 nm; a base region on the polysilicon gates and the collector region; emitter region isolation oxides on the base region; and an emitter region on the emitter region isolation oxides and a part of the base region. The polysilicon gate is formed by gate polysilicon process of a MOSFET in a CMOS process. A method of manufacturing the SiGe HBT is also disclosed.Type: GrantFiled: September 13, 2012Date of Patent: April 21, 2015Assignee: Shanghai Hua Hong NEC Electronics Co., Ltd.Inventors: Donghua Liu, Wenting Duan, Wensheng Qian, Jun Hu, Jing Shi
-
Patent number: 8866189Abstract: A silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) is disclosed, including: a substrate; two field oxide regions formed in the substrate; two pseudo buried layers, each being formed under a corresponding one of the field oxide regions; a collector region formed between the field oxide regions, the collector region laterally extending under a corresponding one of the field oxide regions and each side of the collector region being connected with a corresponding one of the pseudo buried layers; a matching layer formed under both the pseudo buried layers and the collector region; and two deep hole electrodes, each being formed in a corresponding one of the field oxide regions, the deep hole electrodes being connected to the corresponding ones of the pseudo buried layers for picking up the collector region. A manufacturing method of the SiGe HBT is also disclosed.Type: GrantFiled: November 20, 2012Date of Patent: October 21, 2014Assignee: Shanghai Hua Hong Nec Electronics Co., Ltd.Inventors: Jun Hu, Jing Shi, Wensheng Qian, Donghua Liu, Wenting Duan, Fan Chen, Tzuyin Chiu