Patents by Inventor Wha-Su Sin
Wha-Su Sin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8115323Abstract: A semiconductor package and a method of manufacturing the package are provided. The semiconductor package comprises: a mounting substrate including a bond finger; at least one semiconductor chip disposed on the mounting substrate, the semiconductor chip including a bonding pad; a first molding member disposed on the mounting substrate so as to cover the bond finger and the bonding pad, the first molding member including an interconnection path disposed inside the first molding member so as to connect the bond finger to the bonding pad; a conductive element disposed in the interconnection path; and a second molding member overlying the first molding member. The interconnection path can be formed by a laser process. The conductive element can be formed by conductive nanoparticles or metal wires.Type: GrantFiled: April 25, 2008Date of Patent: February 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Wha-Su Sin, Heui-Seog Kim, Jong-Keun Jeon
-
Publication number: 20120013007Abstract: A Package-on-Package (POP) semiconductor package has a structure in which a second semiconductor package is stacked on a first semiconductor package. A plurality of spacers are disposed between a first substrate of the first semiconductor package and a second substrate of the second semiconductor package so as to maintain a gap between the first substrate and the second substrate. The plurality of spacers may project from a bottom surface of the second substrate toward the first substrate, or may project from a top surface of the first substrate toward the second substrate. When an upper molding layer is formed on the second substrate so as to cover a second semiconductor chip, the plurality of spacers may be connected to the upper molding layer via through holes that vertically pass through the second substrate.Type: ApplicationFiled: June 16, 2011Publication date: January 19, 2012Inventors: Hyun-ik HWANG, Heui-seog KIM, Wha-su SIN, Jun-soo HAN
-
Patent number: 8039972Abstract: A printed circuit board and method thereof and a solder ball land and method thereof. The example printed circuit board (PCB) may include a first solder ball land having a first surface treatment portion configured for a first type of resistance and a second solder ball land having a second surface treatment portion configured for a second type of resistance. The example solder ball land may include a first surface treatment portion configured for a first type of resistance and a second surface treatment portion configured for a second type of resistance. A first example method may include first treating a first surface of a first solder ball land to increase a first type of resistance and second treating a second surface of a second solder ball land to increase a second type of resistance other than the first type of resistance.Type: GrantFiled: July 13, 2009Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ky-hyun Jung, Heui-seog Kim, Sang-jun Kim, Wha-su Sin, Ho-geon Song, Jun-young Ko
-
Publication number: 20110124273Abstract: In a wafer polishing apparatus, the height of the wheel tip can be adjusted. The wafer polishing apparatus includes a wheel tip constructed and arranged to be in direct contact with a wafer; a spindle shaft configured to receive power to enable rotation of the wheel tip; a wheel shank positioned at a lower part of the spindle shaft and supporting the wheel tip, the wheel tip not being directly fixed thereto; and a moving shaft having a first side on which the wheel tip is mounted and an opposite side to which the spindle shaft is connected, and relatively movable with respect to the spindle shaft.Type: ApplicationFiled: May 27, 2010Publication date: May 26, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-Hyun Roh, Heui-Seog Kim, Wha-Su Sin, Jun-Soo Han
-
Publication number: 20110024919Abstract: A wiring substrate for a semiconductor chip includes a substrate having a first face and a second face opposite to the first face. The substrate has a window from the first face to the second face that exposes chip pads of a semiconductor chip adherable to the first face. A first bonding pad is arranged on the second face along a side portion of the window. The first bonding pad is connected to a bonding wire drawn from the chip pad through the window at a predetermined angle with respect to the side portion. A second bonding pad is adjacent to the first bonding pad on the second face. The second bonding pad includes an end portion having an inclined side portion at an angle corresponding to the drawn angle of the first bonding wire for avoiding an overlap of the second bonding pad with the first bonding wire.Type: ApplicationFiled: July 22, 2010Publication date: February 3, 2011Inventors: Tae-Gyu Kang, Wha-Su Sin, Jun-Soo Han
-
Patent number: 7863161Abstract: In a method of cutting a wafer, a supporting member is attached to an upper surface of the wafer on which semiconductor chips are formed. An opening is formed at a lower surface of the wafer along a scribe lane of the wafer. The lower surface of the wafer may be plasma-etched to reduce a thickness of the wafer. A tensile tape may be attached to the lower surface of the wafer. Here, the tensile tape includes sequentially stacked tensile films having different tensile modules. The supporting member is then removed. The tensile tape is cooled to increase the tensile modules between the tensile films. The tensile tape is tensed until the tensile films are cut using the tensile modules difference to separate the tensile tape from the semiconductor chips. Thus, the lower surface of the wafer may be plasma-etched without using an etching mask.Type: GrantFiled: June 13, 2008Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Sang Chan, Jun-Young Ko, Wha-Su Sin, Jae-Yong Park
-
Patent number: 7745932Abstract: Provided are a semiconductor package and a semiconductor package module including the same. The semiconductor package may include a plurality of semiconductor chips, a plurality of leads connected to pads of the semiconductor chips and externally exposed, wherein the plurality of leads may be classified into a plurality of pin groups, and the plurality of semiconductor chips may be classified into a plurality of chip groups, and the pads of the semiconductor chips of like chip groups may be connected to the leads of like pin groups.Type: GrantFiled: May 21, 2008Date of Patent: June 29, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-young Ko, Dae-sang Chan, Jae-yong Park, Heui-seog Kim, Wha-su Sin
-
Patent number: 7713788Abstract: An inexpensive method of manufacturing a semiconductor package using a redistribution substrate that is relatively thin. The method includes: attaching a semiconductor chip to a redistribution substrate; attaching the redistribution substrate to which the semiconductor chip is attached to a printed circuit board; removing a support substrate of the redistribution substrate; forming via holes to expose a bond pad of the semiconductor chip and a bond finger of the printed circuit board; and filling the via holes with a conductive material. Meanwhile, a redistribution substrate to which at least one other semiconductor chip may be mounted on the redistribution substrate.Type: GrantFiled: August 22, 2008Date of Patent: May 11, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Young Ko, Dae-Sang Chan, Heui-Seog Kim, Wha-Su Sin, Jae-Yong Park
-
Patent number: 7696615Abstract: A semiconductor device and a method of forming the same are provided. A semiconductor chip included in the semiconductor device includes a pillar-shaped terminal and a pad-shaped terminal in a terminal region. The pillar-shaped terminal is exposed at a first surface of a chip substrate in the terminal region and the pad-shaped terminal is exposed at a second surface of the chip substrate in the terminal region, where the first surface and the second surface of the chip substrate in the terminal region face oppositely from each other.Type: GrantFiled: July 11, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Young Ko, Dae-Sang Chan, Wha-Su Sin
-
Publication number: 20090278249Abstract: A printed circuit board and method thereof and a solder ball land and method thereof. The example printed circuit board (PCB) may include a first solder ball land having a first surface treatment portion configured for a first type of resistance and a second solder ball land having a second surface treatment portion configured for a second type of resistance. The example solder ball land may include a first surface treatment portion configured for a first type of resistance and a second surface treatment portion configured for a second type of resistance. A first example method may include first treating a first surface of a first solder ball land to increase a first type of resistance and second treating a second surface of a second solder ball land to increase a second type of resistance other than the first type of resistance.Type: ApplicationFiled: July 13, 2009Publication date: November 12, 2009Inventors: Ky-hyun Jung, Heui-seog Kim, Sang-jun Kim, Wha-su Sin, Ho-geon Song, Jun-young Ko
-
Patent number: 7576438Abstract: A printed circuit board and method thereof and a solder ball land and method thereof. The example printed circuit board (PCB) may include a first solder ball land having a first surface treatment portion configured for a first type of resistance and a second solder ball land having a second surface treatment portion configured for a second type of resistance. The example solder ball land may include a first surface treatment portion configured for a first type of resistance and a second surface treatment portion configured for a second type of resistance. A first example method may include first treating a first surface of a first solder ball land to increase a first type of resistance and second treating a second surface of a second solder ball land to increase a second type of resistance other than the first type of resistance.Type: GrantFiled: July 14, 2006Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Ky-hyun Jung, Heui-seog Kim, Sang-jun Kim, Wha-su Sin, Ho-geon Song, Jun-young Ko
-
Publication number: 20090200362Abstract: In a lead-free solder, a semiconductor package and a method of manufacturing the semiconductor package, the lead-free solder includes about 3.5 percent by weight to about 6 percent by weight of silver, about 0.05 percent by weight to about 0.5 percent by weight of copper and a remainder of tin. The lead-free solder is employed in the semiconductor package. The lead-free solder has high impact resistance and high heat resistance to reduce failures of the semiconductor package.Type: ApplicationFiled: February 11, 2009Publication date: August 13, 2009Inventors: Ky-Hyun JUNG, Jae-Yong Park, Heui-Seog Kim, Wha-Su Sin, Jung-Hyeon Kim
-
Publication number: 20090053858Abstract: An inexpensive method of manufacturing a semiconductor package using a redistribution substrate that is relatively thin. The method includes: attaching a semiconductor chip to a redistribution substrate; attaching the redistribution substrate to which the semiconductor chip is attached to a printed circuit board; removing a support substrate of the redistribution substrate; forming via holes to expose a bond pad of the semiconductor chip and a bond finger of the printed circuit board; and filling the via holes with a conductive material. Meanwhile, a redistribution substrate to which at least one other semiconductor chip may be mounted on the redistribution substrate.Type: ApplicationFiled: August 22, 2008Publication date: February 26, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jun-Young KO, Dae-Sang CHAN, Heui-Seog KIM, Wha-Su SIN, Jae-Yong PARK
-
Publication number: 20080315408Abstract: Provided are a semiconductor package and a semiconductor package module including the same. The semiconductor package may include a plurality of semiconductor chips, a plurality of leads connected to pads of the semiconductor chips and externally exposed, wherein the plurality of leads may be classified into a plurality of pin groups, and the plurality of semiconductor chips may be classified into a plurality of chip groups, and the pads of the semiconductor chips of like chip groups may be connected to the leads of like pin groups.Type: ApplicationFiled: May 21, 2008Publication date: December 25, 2008Inventors: Jun-young Ko, Dae-sang Chan, Jae-yong Park, Heui-seog Kim, Wha-su Sin
-
Publication number: 20080311727Abstract: In a method of cutting a wafer, a supporting member is attached to an upper surface of the wafer on which semiconductor chips are formed. An opening is formed at a lower surface of the wafer along a scribe lane of the wafer. The lower surface of the wafer may be plasma-etched to reduce a thickness of the wafer. A tensile tape may be attached to the lower surface of the wafer. Here, the tensile tape includes sequentially stacked tensile films having different tensile modules. The supporting member is then removed. The tensile tape is cooled to increase the tensile modules between the tensile films. The tensile tape is tensed until the tensile films are cut using the tensile modules difference to separate the tensile tape from the semiconductor chips. Thus, the lower surface of the wafer may be plasma-etched without using an etching mask.Type: ApplicationFiled: June 13, 2008Publication date: December 18, 2008Applicant: Samsung Electronics Co., LtdInventors: Dae-Sang CHAN, Jun-Young Ko, Wha-Su Sin, Jae-Yong Park
-
Patent number: 7452753Abstract: A method of processing a semiconductor wafer that has a first surface and a second surface opposite to the first surface. The method includes forming grooves of a predetermined depth on the second surface on which circuit patterns are formed, attaching a first surface of a protective tape to the second surface on which the grooves are formed, attaching a carrier tape to a second surface of the protective tape opposite to the first surface of the protective tape so that the first surface of the semiconductor wafer can be oriented upward, removing the first surface of the semiconductor wafer by a predetermined thickness and dividing the semiconductor wafer into chips by the grooves, and supplying each chip to a die bonder in the state where the first surface of the of the chip is oriented upward. Only one kind of die bonder is needed. A UV-type tape is not required.Type: GrantFiled: June 30, 2005Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Sang Chun, Jae-Hong Kim, Heui-Seog Kim, Jong-Keun Jeon, Wha-Su Sin
-
Publication number: 20080265431Abstract: A semiconductor package and a method of manufacturing the package are provided. The semiconductor package comprises: a mounting substrate including a bond finger; at least one semiconductor chip disposed on the mounting substrate, the semiconductor chip including a bonding pad; a first molding member disposed on the mounting substrate so as to cover the bond finger and the bonding pad, the first molding member including an interconnection path disposed inside the first molding member so as to connect the bond finger to the bonding pad; a conductive element disposed in the interconnection path; and a second molding member overlying the first molding member. The interconnection path can be formed by a laser process. The conductive element can be formed by conductive nanoparticles or metal wires.Type: ApplicationFiled: April 25, 2008Publication date: October 30, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Wha-Su Sin, Heui-Seog Kim, Jong-Keun Jeon
-
Publication number: 20080251949Abstract: Example embodiments include molding apparatuses, semiconductor packages, a fabricating methods for fabricating the same. The molding apparatus may include a first mold die for adhering a partially completed package, a second mold die including a cavity formed such that the partially completed package is positioned inside the cavity and a molding resin for encapsulating the partially completed package inserted into the cavity, and a multi-layered film supply unit for supplying a multi-layered film to the cavity of the second mold die. The semiconductor package may include a substrate, a semiconductor chip electrically connected to the substrate, a molding resin for encapsulating the semiconductor chip and an electrical portion of the substrate, and a marking film, adhered to an outer surface of the molding resin such that a mark is marked in the marking film.Type: ApplicationFiled: April 4, 2008Publication date: October 16, 2008Inventors: Wha-Su Sin, Heui-Seog Kim, Jong-Keun Jeon
-
Patent number: 7427558Abstract: A method of forming solder balls may involve forming bumps through wire boding on land patterns of a circuit substrate. Solder cream may be applied to the bumps through screen printing. The solder cream may be melted via reflow to form solder balls in which the bumps are embedded.Type: GrantFiled: March 3, 2005Date of Patent: September 23, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hong Kim, Heui-Seog Kim, Wha-Su Sin, Jong-Keun Jeon
-
Patent number: 7420814Abstract: A package stack may include a first package and a second package. The first package may have an IC chip with an active surface and a back surface. The active surface may be connected to a first major surface of a first circuit substrate. The second package may include a second IC chip with an active surface and a back surface. The back surface of the second IC chip may be attached to a first major surface of a second circuit substrate and the active surface of the second IC chip may be electrically connected to the first major surface of the second circuit substrate. The first package may be stacked on the second package so that the active surface of the second package may be electrically connected to a second major surface of the first circuit substrate of the first package. A method may involve providing a first package having a first IC chip and a first circuit substrate and providing a second package having a second IC chip and a second circuit substrate.Type: GrantFiled: April 7, 2005Date of Patent: September 2, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hong Kim, Heui-Seog Kim, Wha-Su Sin, Jong-Keun Jeon