Abstract: In a process for the production of a thiophosphoric acid ester of formula I ##STR1## wherein R.sub.1 is lower alkyl, lower alkenyl, lower alkoxy(lower)alkyl or lower alkylmercapto(lower)alkyl, R.sub.2 is hydrogen, lower alkyl or lower alkenyl and R.sub.3 and R.sub.4 are lower alkyl, which comprises reacting a dialkyl phosphoric acid halide of formula II ##STR2## wherein Hal is chlorine or bromine and R.sub.3 and R.sub.4 are as defined hereinabove, with a hydroxypyrimidine of formula III ##STR3## wherein R.sub.1 and R.sub.2 have the significance given to them above, at elevated temperatures and in the presence of an organic solvent and an acid-binding agent, the improvement which comprises adding the reactant of formula II to an essentially dry mixture of the hydroxypyrimidine of formula III and the acid-binding agent in the presence of a low molecular weight water-insoluble aliphatic or cycloaliphatic ketone as organic solvent after removing the water of reaction from said mixture.

Abstract: A terminal communications circuit that provides communication through a bus interface circuit to a network bus in accordance with the predetermined communications procedure, the terminal communications circuit including a communications interchange circuit that exchanges protocol signals with the bus interface circuit in response to commands received from a signal state controller that is resident in the terminal. The communications interchange circuit further provides communications state change information to the signal state controller to indicate the contents of the protocol signals from the bus information circuit. The signal state controller executes one of a plurality of program states to control communications over the network bus in accordance with predetermined communications procedure by providing commands to the communications interchange circuit in acordance with the program state that the signal state controller is currently executing.

Abstract: A communication bit pattern detection circuit that provides an output signal upon the occurrence of one of several predefined bit patterns for a series of a specified number of bits for a multiple of input signals where each input signal is a continuous stream of serial bit data. The communication bit pattern detection circuit includes a detection stage having combinational logic connected to receive the input signals and providing the logically combined bits to latches of a shift register. The number of latches in the shift register is less than the specified number of bits for the predefined bit patterns. The output of these latches are provided to a logic stage that includes additional combinational logic that provides a nondetection signal. This nondetection signal is provided to indicate that the bits received are not part of any of the predefined bit patterns. The nondetection signal is input to reset a counter.