Patents by Inventor William A. Goodwin
William A. Goodwin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7971197Abstract: A digital computer system automatically creates an Instruction Set Architecture (ISA) that potentially exploits VLIW instructions, vector operations, fused operations, and specialized operations with the goal of increasing the performance of a set of applications while keeping hardware cost below a designer specified limit, or with the goal of minimizing hardware cost given a required level of performance.Type: GrantFiled: August 18, 2005Date of Patent: June 28, 2011Assignee: Tensilica, Inc.Inventors: David William Goodwin, Dror Maydan, Ding-Kai Chen, Darin Stamenov Petkov, Steven Weng-Kiang Tjiang, Peng Tu, Christopher Rowen
-
Patent number: 7790968Abstract: Basically, this invention provides for an inbred corn line designated G07-NPID2449, methods for producing a corn plant by crossing plants of the inbred line G07-NPID2449 with plants of another corn plants. The invention relates to the various parts of inbred G07-NPID2449 including culturable cells. This invention also relates to methods for introducing transgenic transgenes into inbred corn line G07-NPID2449 and plants produced by said methods.Type: GrantFiled: February 28, 2008Date of Patent: September 7, 2010Assignee: Syngenta Participations AGInventor: William Goodwin
-
Patent number: 7774748Abstract: The present invention is directed to a system and method for adding programmer visible features to a microprocessor by using partially-explicit ISA constructs. The system includes a language for expressing the partially-explicit ISA constructs that describe VLIW instruction formats, slots, and operations. These partially-explicit instruction set constructs are used in conjunction with prior art instruction set constructs to describe a complete instruction set. The system also includes a method for converting a partially-explicit instruction set to an explicit instruction set, which can then be used as described in prior art processor generation systems to generate fully-pipelined micro-architectural implementations in the form of synthesizable HDL, and to generate software components for extending software development tools for the microprocessor.Type: GrantFiled: August 3, 2004Date of Patent: August 10, 2010Assignee: Tensilica, Inc.Inventor: David William Goodwin
-
Patent number: 7714836Abstract: A six degree of freedom force reflecting haptic interface includes three powered axes and three free axes, all of which are tracked so that the position of a user connection element in the work volume can be determined. The interface includes cable drives with polymer composite or metallic cables, automatic cable tensioning devices, and grounded actuator capstans. A nested hub and transfer drive provide a compact, weight balanced interface. User comfort and safety features are also provided.Type: GrantFiled: September 20, 2005Date of Patent: May 11, 2010Assignee: SensAble Technologies, Inc.Inventors: Guy Rodomista, Andrew Ziegler, William A. Goodwin, Clive Bolton, Thomas H. Massie, R. Michael Lohse
-
Patent number: 7664018Abstract: Methods and apparatus for switching Fiber Channel Arbitrated Loop Systems is provided between a plurality of Fiber Channel Loop devices. In one aspect of the invention, the system switches based at least in part on arbitrated loop primitives. An exemplary interconnect system may include a first port and a second port, both including port logic to monitor certain arbitrated loop primitives, a connectivity apparatus, a route determination apparatus including a routing table consisting of ALPA addresses and their associated ports, the route determination apparatus coupled to each port and the connectivity apparatus, where the connectivity apparatus creates paths between the ports based on arbitrated loop primitives. In one embodiment, the connectivity apparatus is a crossbar switch. Examples of the arbitrated loop primitives that cause the switch to create paths between ports includes one or more of the following: ARB, OPN and CLS.Type: GrantFiled: July 1, 2003Date of Patent: February 16, 2010Assignee: Emulex Design & Manufacturing CorporationInventors: Bruce Gregory Warren, William Goodwin, Carl Mies, Michael L. White, Warren Eng, Bruce E. Johnson
-
Patent number: 7660316Abstract: Methods and apparatus for switching Fibre Channel Arbitrated Loop Systems is provided between a plurality of Fibre Channel Loop devices. In one aspect of the invention, the system switches based at least in part on arbitrated loop primitives. An exemplary interconnect system may include a first port and a second port, both including port logic to monitor certain arbitrated loop primitives, a connectivity apparatus, a route determination apparatus including a routing table consisting of ALPA addresses and their associated ports, the route determination apparatus coupled to each port and the connectivity apparatus, where the connectivity apparatus creates paths between the ports based on arbitrated loop primitives. In one embodiment, the connectivity apparatus is a crossbar switch. Examples of the arbitrated loop primitives that cause the switch to create paths between ports includes one or more of the following: ARB, OPN and CLS.Type: GrantFiled: July 10, 2003Date of Patent: February 9, 2010Assignee: Emulex Design & Manufacturing CorporationInventors: Bruce Gregory Warren, William Goodwin, Carl Mies, Bruce E. Johnson, Michael L. White, Warren Eng
-
Patent number: 7630300Abstract: Methods and apparatus for switching Fiber Channel Arbitrated Loop Systems is provided between a plurality of Fiber Channel Loop devices. In one aspect of the invention, the system switches based at least in part on arbitrated loop primitives. An exemplary interconnect system may include a first port and a second port, both including port logic to monitor certain arbitrated loop primitives, a connectivity apparatus, a route determination apparatus including a routing table consisting of ALPA addresses and their associated ports, the route determination apparatus coupled to each port and the connectivity apparatus, where the connectivity apparatus creates paths between the ports based on arbitrated loop primitives. In one embodiment, the connectivity apparatus is a crossbar switch. Examples of the arbitrated loop primitives that cause the switch to create paths between ports includes one or more of the following: ARB, OPN and CLS.Type: GrantFiled: July 10, 2003Date of Patent: December 8, 2009Assignee: Emulex Design & Manufacturing CorporationInventors: Bruce Gregory Warren, William Goodwin, Carl Mies, Thomas Hammond-Doel, Michael L. White
-
Patent number: 7590964Abstract: Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations.Type: GrantFiled: December 19, 2005Date of Patent: September 15, 2009Assignee: Tensilica, Inc.Inventors: Darin Stemenov Petkov, David William Goodwin, Dror Eliezer Maydan
-
Publication number: 20090177876Abstract: A system for generating processor hardware supports a language for significant extensions to the processor instruction set, where the designer specifies only the semantics of the new instructions and the system generates other logic. The extension language provides for the addition of processor state, including register files, and instructions that operate on that state. The language also provides for new data types to be added to the compiler to represent the state added. It allows separate specification of reference semantics and instruction implementation, and uses this to automate design verification. In addition, the system generates formatted instruction set documentation from the language specification.Type: ApplicationFiled: October 9, 2008Publication date: July 9, 2009Inventors: Albert Ren-Rui WANG, Richard Ruddell, David William Goodwin, Earl A. Killian, Nupur Bhattacharyya, Marines Puig Medina, Walter David Lichtenstein, Pavlos Konas, Rangarajan Srinivasan, Christopher Mark Songer, Akilesh Parameswar, Dror E. Maydan, Ricardo E. Gonzalez
-
Publication number: 20090172630Abstract: A system for generating processor hardware supports a language for significant extensions to the processor instruction set, where the designer specifies only the semantics of the new instructions and the system generates other logic. The extension language provides for the addition of processor state, including register files, and instructions that operate on that state. The language also provides for new data types to be added to the compiler to represent the state added. It allows separate specification of reference semantics and instruction implementation, and uses this to automate design verification. In addition, the system generates formatted instruction set documentation from the language specification.Type: ApplicationFiled: October 9, 2008Publication date: July 2, 2009Inventors: Albert Ren-Rui Wang, Richard Ruddell, David William Goodwin, Earl A. Killian, Nupur Bhattacharyya, Marines Puig Medina, Walter David Lichtenstein, Pavlos Konas, Rangarajan Srinivasan, Christopher Mark Songer, Akilesh Parameswar, Dror E. Maydan, Ricardo E. Gonzalez
-
Publication number: 20090125866Abstract: A method for decomposing a target pattern containing features to be printed on a wafer into multiple patterns. The method includes the steps of segmenting the target pattern into a plurality of patches; identifying critical features within each patch which violate minimum spacing requirements; generating a critical group graph for each of the plurality of patches having critical features, where the critical group graph of a given patch defines a coloring scheme of the critical features within the given patch, and the critical group graph identifies critical features extending into adjacent patches to the given patch; generating a global critical group graph for the target pattern, where the global critical group graph includes the critical group graphs of each of the plurality of patches, and an identification of the features extending into adjacent patches; and coloring the target pattern based on the coloring scheme defined by the global critical group graph.Type: ApplicationFiled: November 13, 2008Publication date: May 14, 2009Inventors: ALBERT REN-RUI WANG, RICHARD RUDDELL, DAVID WILLIAM GOODWIN, EARL A. KILLIAM, NUPUR BHATTACHARYYA, MARINES PUIG MEDINA, WALTER DAVID LICHTENSTEIN, PAVLOS KONAS, RANGARAJAN SRINIVASAN, CHRISTOPHER MARK SONGER, AKILESH PARAMESWAR, DROR E. MAYDAN, RICARDO E. GONZALEZ
-
Publication number: 20080291161Abstract: A multi-function force reflecting haptic interface including various sub-assemblies is disclosed. The sub-assemblies include multiple function user interfaces, a user interface docking station for setting the interface to a home position, temperature monitoring and control systems, and various kinematic cable drive systems.Type: ApplicationFiled: July 8, 2008Publication date: November 27, 2008Applicant: SensAble Technologies, Inc.Inventors: Thomas H. Massie, William A. Goodwin, Elaine Chen, Deepak Kapoor, Abbe J. Cohen, Brandon Itkowitz
-
Patent number: 7437700Abstract: A system for generating processor hardware supports a language for significant extensions to the processor instruction set, where the designer specifies only the semantics of the new instructions and the system generates other logic. The extension language provides for the addition of processor state, including register files, and instructions that operate on that state. The language also provides for new data types to be added to the compiler to represent the state added. It allows separate specification of reference semantics and instruction implementation, and uses this to automate design verification. In addition, the system generates formatted instruction set documentation from the language specification.Type: GrantFiled: November 16, 2005Date of Patent: October 14, 2008Assignee: Tensilica, Inc.Inventors: Albert Ren-Rui Wang, Richard Ruddell, David William Goodwin, Earl A. Killian, Nupur Bhattacharyya, Marines Puig Medina, Walter David Lichtenstein, Pavlos Konas, Rangarajan Srinivasan, Christopher Mark Songer, Akilesh Parameswar, Dror E. Maydan, Ricardo E. Gonzalez
-
Patent number: 7430893Abstract: The present invention relates to a system and method for sampling a gas flow to measure one or more contaminants within a semiconductor processing tool. The system includes a portable unit containing one or more dry traps, Tenax traps and, if desired, wet impingers. The unit is coupled to a gas flow in a clean room and the dry traps. Tenax traps and wet impingers measure contaminants contained in the gas supply for a determined sampling interval. When the sampling interval is done, the unit is sent to an analysis facility for processing.Type: GrantFiled: December 1, 2004Date of Patent: October 7, 2008Assignee: Entegris, Inc.Inventors: Anatoly Grayfer, Jürgen Michael Lobert, William Goodwin, Frank Vincent Belanger, John E. Sergi, Mark C. Phelps
-
Publication number: 20080209181Abstract: Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations.Type: ApplicationFiled: April 28, 2008Publication date: August 28, 2008Inventors: DARIN STAMENOV PETKOV, DAVID WILLIAM GOODWIN, DROR ELIEZER MAYDAN
-
Publication number: 20080078289Abstract: The invention provides a system and method comprising an apparatus for removing contaminants from a gas in a semiconductor processing device, which can include a filter unit having at least two parallel filter stages located therein. The filter stages are designed to remove a least a portion of the contaminants present in the gas flowing through them. The apparatus can also include a flow controller for distributing the gas flow among the filter stages. In one embodiment, the controller may consist of a diffuser plate. The invention also provides a sampling tube orifice for gas flow control in a system or method of the invention. In another embodiment, an apparatus for removing contaminants from a gas in a clean room comprises a filter unit having at least two parallel filter stages, which are used to remove a portion of the contaminants in the gas as it passes through the apparatus.Type: ApplicationFiled: June 7, 2005Publication date: April 3, 2008Inventors: John E. Sergi, John Gaudreau, Oleg P. Kishkovich, William Goodwin, Devon A. Kinkead
-
Publication number: 20080009099Abstract: The present invention provides passive sampling systems and methods for monitoring contaminants in a semiconductor processing system. In one embodiment, that passive sampling system comprises a collection device in fluid communication with a sample line that provides a flow of gas from a semiconductor processing system. The collection device is configured to sample by diffusion one or more contaminants in the flow of gas.Type: ApplicationFiled: May 19, 2006Publication date: January 10, 2008Inventors: Oleg Kishkovich, Anatoly Grayfer, William Goodwin, Devon Kinkead
-
Publication number: 20080005410Abstract: Controlling accesses to target devices such as disk drives by modifying the duty cycle profile of those devices to improve device reliability is disclosed. The utilization of a target device is monitored, and if a device is being overused, that device is given a rest period by reserving it for a special initiator that does not send any commands to the device for a certain period of time. This reduced utilization has the effect of increasing the reliability of the target device. This period of time also adds a delay to the processing of commands for the target device being overutilized so that the device becomes less responsive. This performance penalty creates pressure on system administrators to reduce the number of commands sent to that target device and/or move data to proper devices (that can handle the high number of accesses).Type: ApplicationFiled: March 30, 2006Publication date: January 3, 2008Applicant: Emulex Design & Manufacturing CorporationInventors: Carl Mies, Bruce Warren, William Goodwin, Lawrence Shiihara
-
Publication number: 20070223517Abstract: Auto-discrimination between FC and SATA devices upon insertion of a device into a port of a FAST-compatible switch is disclosed. Without user intervention, the port is able to determine the type of device attached, set the appropriate data rate in the Phy or SERDES and, in the case of FC or SATA drives, start the disk insertion process into the active switch zones. The SERDES is first initialized to FC speeds, and the receive path is searched for a receive signal. Upon detecting a receive signal, the detection circuitry then checks to see if a valid SATA Out Of Band (OOB) sequence is received. If a valid SATA OOB sequence is received, the SERDES is configured for SATA speeds and analog settings. If a valid SATA OOB sequence is not received, and instead a FC auto-negotiation process runs to completion, the SERDES remains at FC speeds.Type: ApplicationFiled: February 22, 2006Publication date: September 27, 2007Applicant: Emulex Design & Manufacturing CorporationInventors: Bruce Warren, William Goodwin, Hugh Le
-
Publication number: 20060284834Abstract: The invention provides systems and methods for using a “haptic camera” within a virtual environment and for using graphical data from the haptic camera to produce touch feedback. The haptic camera obtains graphical data pertaining to virtual objects within the vicinity and along the trajectory of a user-controlled haptic interface device. The graphical data from the camera is interpreted haptically, thereby allowing touch feedback corresponding to the virtual environment to be provided to the user.Type: ApplicationFiled: June 28, 2005Publication date: December 21, 2006Applicant: SensAble Technologies, Inc.Inventors: Brandon Itkowitz, Loren Shih, Marc Midura, Joshua Handley, William Goodwin