Patents by Inventor William A. Mann
William A. Mann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060000018Abstract: The present invention relates to collapsible cribs. The cribs have one or more of the following characteristics: adjustable length and/or, width and/or height, lightweight, easily collapsed, very compact when collapsed and easily carried, stored and transported. Embodiments disclosed relate to pens, cribs, and play yards with and without wheels.Type: ApplicationFiled: September 8, 2005Publication date: January 5, 2006Inventors: Richard Harrison, William Mann
-
Publication number: 20050163140Abstract: In a network router, a tree structure or a sorting network is used to compare scheduling values and select a packet to be forwarded from an appropriate queue. In the tree structure, each leaf represents the scheduling value of a queue and internal nodes of the structure represent winners in comparisons of scheduling values of sibling nodes of the tree structure. CBR scheduling values may first be compared to select a queue and, if transmission from a CBR queue is not timely, a packet may be selected using WFQ scheduling values. The scheduling values are updated to reflect variable packet lengths and byte stuffing in the prior packet. Scheduling may be performed in multiple stages.Type: ApplicationFiled: March 17, 2005Publication date: July 28, 2005Applicant: Avici SystemsInventors: William Dally, Philip Carvey, Paul Beliveau, William Mann, Larry Dennison
-
Publication number: 20050101250Abstract: A mobile communication device can include a cellular radio-frequency transceiver serviceable by a commercial carrier and a short-range wireless transceiver for communicating with a local access point. The mobile communication device can further include a processor configured to control the operation of the short-range wireless transceiver and the cellular radio-frequency transceiver.Type: ApplicationFiled: July 12, 2004Publication date: May 12, 2005Applicant: UNIVERSITY OF FLORIDA RESEARCH FOUNDATION, INC.Inventors: Abdelsalam Helal, William Mann
-
Publication number: 20050057357Abstract: A method of task and memory assistance using a mobile communication device can include storing a profile of a user and determining a task to be performed by the user based on the user profile. The method can also include notifying the mobile communication device of the task. The method can further include providing sensory indicators in an increasing order of intervention until an acknowledgement is received from user, or for a predetermined number of notifications.Type: ApplicationFiled: July 12, 2004Publication date: March 17, 2005Applicant: UNIVERSITY OF FLORIDA RESEARCH FOUNDATION, INC.Inventors: Abdelsalam Helal, Carlos Giraldo, William Mann
-
Publication number: 20050057361Abstract: A method of remote surveillance and assisted care using a mobile communication device can include determining a location of a user. The method can also include adjusting at least one camera according to the location, and capturing an image of an area around the location. Further, the method can include transmitting the image to a remote information processing system.Type: ApplicationFiled: July 12, 2004Publication date: March 17, 2005Applicant: UNIVERSITY OF FLORIDA RESEARCH FOUNDATION, INC.Inventors: Carlos Giraldo, Abdelsalam Helal, Youssef Kaddoura, William Mann
-
Publication number: 20050018609Abstract: In a fabric router, flits are stored on chip in a first set of rapidly accessible flit buffers, and overflow from the first set of flit buffers is stored in a second set of off-chip flit buffers that are accessed more slowly than the first set. The flit buffers may include a buffer pool accessed through a pointer array or a set associative cache. Flow control between network nodes stops the arrival of new flits while transferring flits between the first set of buffers and the second set of buffers.Type: ApplicationFiled: August 25, 2004Publication date: January 27, 2005Applicant: Avici Systems, Inc.Inventors: William Dally, Philip Carvey, P. Allen King, William Mann, Larry Dennison
-
Patent number: 6774017Abstract: A semiconductor structure, and associated method of fabrication, comprising a substrate having a continuous buried oxide layer and having a plurality of trench isolation structures. The buried oxide layer may be located at more than one depth within the substrate. The geometry of the trench isolation structure may vary with depth. The trench isolation structure may touch or not touch the buried oxide layer. Two trench isolation structures may penetrate the substrate to the same depth or to different depths. The trench isolation structures provide insulative separation between regions within the substrate and the separated regions may contain semiconductor devices. The semiconductor structure facilitates the providing of digital and analog devices on a common wafer. A dual-depth buried oxide layer facilitates an asymmetric semiconductor structure.Type: GrantFiled: July 3, 2002Date of Patent: August 10, 2004Assignee: International Business Machines CorporationInventors: Jeffrey Scott Brown, Andres Bryant, Robert J. Gauthier, Jr., Randy William Mann, Steven Howard Voldman
-
Publication number: 20040006050Abstract: Compounds of Formula I, 1Type: ApplicationFiled: June 9, 2003Publication date: January 8, 2004Applicants: Wyeth, ArQule Inc.Inventors: Anthony Frank Kreft, Derek Cecil Cole, Kevin Roger Woller, Joseph Raymond Stock, Kristina Martha Kutterer, Dennis Martin Kubrak, Charles William Mann, William Jay Moore, David Scott Casebier
-
Patent number: 6614124Abstract: An SRAM memory cell device comprises wordline and bitline inputs for enabling read/write access to memory cell contents, and, a diffusion region for maintaining a voltage to preserve memory cell content when the cell is not being accessed. The device further comprises a transistor device having a gate input for receiving a wordline voltage to turn off the transistor device when not performing memory cell read/write access; and, a gate oxide layer formed under the transistor device gate exhibiting resistance property for leaking current therethrough when the wordline voltage is applied to the gate input and the transistor device is off. The diffusion region receives voltage derived from the wordline voltage applied to said gate input to enable retention of said memory cell content in the absence of applied bitline voltage to thereby reduce power consumption.Type: GrantFiled: November 28, 2000Date of Patent: September 2, 2003Assignee: International Business Machines CorporationInventors: Jeffrey Scott Brown, Chung Hon Lam, Randy William Mann
-
Publication number: 20030155598Abstract: A method of forming an integrated ferroelectric/CMOS structure which effectively separates incompatible high temperature deposition and annealing processes is provided. The method of the present invention includes separately forming a CMOS structure and a ferroelectric delivery wafer. These separate structures are then brought into contact with each and the ferroelectric film of the delivery wafer is bonded to the upper conductive electrode layer of the CMOS structure by using a low temperature anneal step. A portion of the delivery wafer is then removed providing an integrated FE/CMOS structure wherein the ferroelectric capacitor is formed on top of the CMOS structure. The capacitor is in contact with the transistor of the CMOS structure through all the wiring levels of the CMOS structure.Type: ApplicationFiled: March 7, 2003Publication date: August 21, 2003Applicant: International Business Machines CorporationInventors: James William Adkisson, Charles Thomas Black, Alfred Grill, Randy William Mann, Deborah Ann Neumayer, Wilbur David Pricer, Katherine Lynn Saenger, Thomas McCarroll Shaw
-
Patent number: 6555859Abstract: A method of forming an integrated ferroelectric/CMOS structure which effectively separates incompatible high temperature deposition and annealing processes is provided. The method of the present invention includes separately forming a CMOS structure and a ferroelectric delivery wafer. These separate structures are then brought into contact with each and the ferroelectric film of the delivery wafer is bonded to the upper conductive electrode layer of the CMOS structure by using a low temperature anneal step. A portion of the delivery wafer is then removed providing an integrated FE/CMOS structure wherein the ferroelectric capacitor is formed on top of the CMOS structure. The capacitor is in contact with the transistor of the CMOS structure through all the wiring levels of the CMOS structure.Type: GrantFiled: August 8, 2001Date of Patent: April 29, 2003Assignee: International Business Machines CorporationInventors: James William Adkisson, Charles Thomas Black, Alfred Grill, Randy William Mann, Deborah Ann Neumayer, Wilbur David Pricer, Katherine Lynn Saenger, Thomas McCarroll Shaw
-
Publication number: 20030027771Abstract: Disclosed are pyroglutamic acid derivatives and related compounds which bind VLA-4. Certain of these compounds also inhibit leukocyte adhesion and, in particular, leukocyte adhesion mediated by VLA-4. Such compounds are useful in the treatment of inflammatory diseases in a mammalian patient, e.g., human, such as asthma, Alzheimer's disease, atherosclerosis, AIDS dementia, diabetes, inflammatory bowel disease, rheumatoid arthritis, tissue transplantation, tumor metastasis and myocardial ischemia. The compounds can also be administered for the treatment of inflammatory brain diseases such as multiple sclerosis.Type: ApplicationFiled: May 7, 2002Publication date: February 6, 2003Inventors: Darren B. Dressen, Anthony Kreft, Dennis Kubrak, Charles William Mann, Michael A. Pleiss, Gary Paul Stack, Eugene D. Thorsett
-
Patent number: 6498096Abstract: A borderless contact to diffusion with respect to gate conductor is provided by employing a double insulating film stack as a mask for defining the gate conductor shapes for the entire chip and providing a relatively thin damage preventing layer on exposed conductive layer following defining the gate conductor shapes. In one embodiment, a borderless contact is provided by forming an insulating layer on a substrate, providing a conductive layer on the insulating layer, providing a second insulating layer on the conductive layer, providing a third insulating layer on the second insulating layer, removing preselected portions of the second and third insulating layers, providing a damage preventing layer in those areas where the second and third insulating layers have been removed, removing preselected portions of the third insulating layer, removing the damage preventing layer, removing exposed portions of the conductive layer, and removing now exposed portions of the second insulating layer.Type: GrantFiled: March 8, 2001Date of Patent: December 24, 2002Assignee: International Business Machines CorporationInventors: James Allan Bruce, Jonathan Daniel Chapple-Sokol, Charles W. Koburger, III, Michael James Lercel, Randy William Mann, James Spiros Nakos, John Joseph Pekarik, Kirk David Peterson, Jed Hickory Rankin
-
Publication number: 20020175413Abstract: A method of forming a liner (and resultant structure) in a contact includes depositing a first layer of refractory metal, annealing the first layer, and sputter depositing a second layer of refractory metal or a compound or an alloy thereof, over the first layer.Type: ApplicationFiled: March 29, 2001Publication date: November 28, 2002Applicant: International Business Machines CorporationInventors: Louis D. Lanzerotti, Randy William Mann, Glen Lester Miles, William Joseph Murphy, Daniel Scott Vanslette
-
Publication number: 20020167050Abstract: A semiconductor structure, and associated method of fabrication, comprising a substrate having a continuous buried oxide layer and having a plurality of trench isolation structures. The buried oxide layer may be located at more than one depth within the substrate. The geometry of the trench isolation structure may vary with depth. The trench isolation structure may touch or not touch the buried oxide layer. Two trench isolation structures may penetrate the substrate to the same depth or to different depths. The trench isolation structures provide insulative separation between regions within the substrate and the separated regions may contain semiconductor devices. The semiconductor structure facilitates the providing of digital and analog devices on a common wafer. A dual-depth buried oxide layer facilitates an asymmetric semiconductor structure.Type: ApplicationFiled: July 3, 2002Publication date: November 14, 2002Inventors: Jeffrey Scott Brown, Andres Bryant, Robert J. Gauthier, Randy William Mann, Steven Howard Voldman
-
Patent number: 6476445Abstract: A semiconductor structure, and associated method of fabrication, comprising a substrate having a continuous buried oxide layer and having a plurality of trench isolation structures. The buried oxide layer may be located at more than one depth within the substrate. The geometry of the trench isolation structure may vary with depth. The trench isolation structure may touch or not touch the buried oxide layer. Two trench isolation structures may penetrate the substrate to the same depth or to different depths. The trench isolation structures provide insulative separation between regions within the substrate and the separated regions may contain semiconductor devices. The semiconductor structure facilitates the providing of digital and analog devices on a common wafer. A dual-depth buried oxide layer facilitates an asymmetric semiconductor structure.Type: GrantFiled: April 30, 1999Date of Patent: November 5, 2002Assignee: International Business Machines CorporationInventors: Jeffrey Scott Brown, Andres Bryant, Robert J. Gauthier, Jr., Randy William Mann, Steven Howard Voldman
-
Patent number: 6407066Abstract: Disclosed are pyroglutamic acid derivatives and related compounds which bind VLA-4. Certain of these compounds also inhibit leukocyte adhesion and, in particular, leukocyte adhesion mediated by VLA-4. Such compounds are useful in the treatment of inflammatory diseases in a mammalian patient, e.g., human, such as asthma, Alzheimer's disease, atherosclerosis, AIDS dementia, diabetes, inflammatory bowel disease, rheumatoid arthritis, tissue transplantation, tumor metastasis and myocardial ischemia. The compounds can also be administered for the treatment of inflammatory brain diseases such as multiple sclerosis.Type: GrantFiled: January 21, 2000Date of Patent: June 18, 2002Assignees: Elan Pharmaceuticals, Inc., American Home Products CorporationInventors: Darren B. Dressen, Anthony Kreft, Dennis Kubrak, Charles William Mann, Michael A. Pleiss, Gary Paul Stack, Eugene D. Thorsett
-
Publication number: 20020028549Abstract: A method of forming an integrated ferroelectric/CMOS structure which effectively separates incompatible high temperature deposition and annealing processes is provided. The method of the present invention includes separately forming a CMOS structure and a ferroelectric delivery wafer. These separate structures are then brought into contact with each and the ferroelectric film of the delivery wafer is bonded to the upper conductive electrode layer of the CMOS structure by using a low temperature anneal step. A portion of the delivery wafer is then removed providing an integrated FE/CMOS structure wherein the ferroelectric capacitor is formed on top of the CMOS structure. The capacitor is in contact with the transistor of the CMOS structure through all the wiring levels of the CMOS structure.Type: ApplicationFiled: August 8, 2001Publication date: March 7, 2002Applicant: International Business Machines CorporationInventors: James William Adkisson, Charles Thomas Black, Alfred Grill, Randy William Mann, Deborah Ann Neumayer, Wilbur David Pricer, Katherine Lynn Saenger, Thomas McCarroll Shaw
-
Patent number: 6333202Abstract: A method of forming an integrated ferroelectric/CMOS structure which effectively separates incompatible high temperature deposition and annealing processes is provided. The method of the present invention includes separately forming a CMOS structure and a ferroelectric delivery wafer. These separate structures are then brought into contact with each and the ferroelectric film of the delivery wafer is bonded to the upper conductive electrode layer of the CMOS structure by using a low temperature anneal step. A portion of the delivery wafer is then removed providing an integrated FE/CMOS structure wherein the ferroelectric capacitor is formed on top of the CMOS structure. The capacitor is in contact with the transistor of the CMOS structure through all the wiring levels of the CMOS structure.Type: GrantFiled: August 26, 1999Date of Patent: December 25, 2001Assignee: International Business Machines CorporationInventors: James William Adkisson, Charles Thomas Black, Alfred Grill, Randy William Mann, Deborah Ann Neumayer, Wilbur David Pricer, Katherine Lynn Saenger, Thomas McCarroll Shaw
-
Patent number: 6294419Abstract: A method and structure for improving the latch-up characteristic of semiconductor devices is provided. A dual depth STI is used to isolate the wells from each other. The trench has a first substantially horizontal surface at a first depth and a second substantially horizontal surface at a second depth which is deeper than the first depth. The n- and p-wells are formed on either side of the trench. A highly doped region is formed in the substrate underneath the second substantially horizontal surface of the trench. The highly doped region abuts both the first and the second wells and extends the isolation of the trench.Type: GrantFiled: November 6, 2000Date of Patent: September 25, 2001Assignee: International Business Machines CorporationInventors: Jeffrey Scott Brown, Robert J. Gauthier, Jr., Randy William Mann, Steven Howard Voldman