Patents by Inventor William B. Schwartz
William B. Schwartz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9992205Abstract: Methods and systems for performing one or more operations on a first computing device are disclosed. A method includes receiving, from a second computing device via a short-range wireless communication, a service session setup request and an identifier of one of the second computing device and an associated user of the second computing device. The method further includes determining whether to authorize the service session setup request based on the identifier. Then in response to determining to authorize the service session setup request, a service session may be established between the first and the second computing devices. The method also includes receiving one or more service instructions that are allowable based on the identifier. The method furthermore includes performing, at the first computing device, the one or more operations based on the service instructions.Type: GrantFiled: June 2, 2015Date of Patent: June 5, 2018Assignee: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE. LTD.Inventors: Shiva R. Dasari, William L. Jaeger, Sumeet Kochar, Doug Oliver, William B. Schwartz
-
Publication number: 20160359860Abstract: Methods and systems for performing one or more operations on a first computing device are disclosed. A method includes receiving, from a second computing device via a short-range wireless communication, a service session setup request and an identifier of one of the second computing device and an associated user of the second computing device. The method further includes determining whether to authorize the service session setup request based on the identifier. Then in response to determining to authorize the service session setup request, a service session may be established between the first and the second computing devices. The method also includes receiving one or more service instructions that are allowable based on the identifier. The method furthermore includes performing, at the first computing device, the one or more operations based on the service instructions.Type: ApplicationFiled: June 2, 2015Publication date: December 8, 2016Inventors: Shiva R. Dasari, William L. Jaeger, Sumeet Kochar, Doug Oliver, William B. Schwartz
-
Patent number: 9025784Abstract: Aspects for monitoring audible tones indicative of operational status of each planar in a multiple planar chassis are described. Included in the aspects is the monitoring of a speaker channel of each planar of a plurality of planars in a common chassis for state changes of beep tones. An operational status of a specific planar emitting the beep tones is identified based on the state changes.Type: GrantFiled: April 19, 2012Date of Patent: May 5, 2015Assignee: International Business Machines CorporationInventors: Carl A. Morrell, William B. Schwartz
-
Patent number: 8793480Abstract: Updating programmable logic devices (‘PLDs’) in a symmetric multiprocessing (‘SMP’) computer, each compute node of the SMP computer including a PLD coupled for data communications through a bus adapter, the bus adapter adapted for data communications through a set of one or more input/output (‘I/O’) memory addresses, including configuring the primary compute node with an update of the configuration instructions for the PLDs; assigning, by the PLDs at boot time in an SMP boot, a unique, separate set of one or more I/O addresses to each bus adapter on each compute node; and providing, by the primary compute node during the SMP boot, the update to all compute nodes, writing the update as a data transfer to each of the PLDs through each bus adapter at the unique, separate set of one or more I/O addresses for each bus adapter.Type: GrantFiled: April 10, 2012Date of Patent: July 29, 2014Assignee: International Business Machines CorporationInventors: Alfredo Aldereguia, Grace A. Richter, William B. Schwartz
-
Patent number: 8589672Abstract: Method, apparatus and computer program product are provided for operating a plurality of computer nodes while maintaining trust. A primary computer node and at least one secondary computer node are connected into a cluster, wherein each of the clustered computer nodes includes a trusted platform module (TPM) that is accessible to software and includes security status information about the respective computer node. Each clustered computer node is then merged into a single node with only the TPM of the primary computer node being accessible to software. The TPM of the primary computer node is updated to include the security status information of each TPM in the cluster. Preferably, the step of merging is controlled by power on self test (POST) basic input output system (BIOS) code associated with a boot processor in the primary node.Type: GrantFiled: November 14, 2008Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Shiva R. Dasari, Lee H. Wilson, Scott N. Durham, Sumeet Kochar, William B. Schwartz, Kenneth A. Goldman
-
Patent number: 8265285Abstract: Aspects for monitoring audible tones indicative of operational status of each planar in a multiple planar chassis are described. Included in the aspects is the monitoring of a speaker channel of each planar of a plurality of planars in a common chassis for state changes of beep tones. An operational status of a specific planar emitting the beep tones is identified based on the state changes.Type: GrantFiled: May 22, 2008Date of Patent: September 11, 2012Assignee: International Business Machines CorporationInventors: Carl A. Morrell, William B. Schwartz
-
Publication number: 20120201392Abstract: Aspects for monitoring audible tones indicative of operational status of each planar in a multiple planar chassis are described. Included in the aspects is the monitoring of a speaker channel of each planar of a plurality of planars in a common chassis for state changes of beep tones. An operational status of a specific planar emitting the beep tones is identified based on the state changes.Type: ApplicationFiled: April 19, 2012Publication date: August 9, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl A. Morrell, William B. Schwartz
-
Publication number: 20120204021Abstract: Updating programmable logic devices (‘PLDs’) in a symmetric multiprocessing (‘SMP’) computer, each compute node of the SMP computer including a PLD coupled for data communications through a bus adapter, the bus adapter adapted for data communications through a set of one or more input/output (‘I/O’) memory addresses, including configuring the primary compute node with an update of the configuration instructions for the PLDs; assigning, by the PLDs at boot time in an SMP boot, a unique, separate set of one or more I/O addresses to each bus adapter on each compute node; and providing, by the primary compute node during the SMP boot, the update to all compute nodes, writing the update as a data transfer to each of the PLDs through each bus adapter at the unique, separate set of one or more I/O addresses for each bus adapter.Type: ApplicationFiled: April 10, 2012Publication date: August 9, 2012Applicant: International Business Machines CorporationInventors: Alfredo Aldereguia, Grace A. Richter, William B. Schwartz
-
Patent number: 8225081Abstract: Updating programmable logic devices (‘PLDs’) in a symmetric multiprocessing (‘SMP’) computer, each compute node of the SMP computer including a PLD coupled for data communications through a bus adapter, the bus adapter adapted for data communications through a set of one or more input/output (‘I/O’) memory addresses, including configuring the primary compute node with an update of the configuration instructions for the PLDs; assigning, by the PLDs at boot time in an SMP boot, a unique, separate set of one or more I/O addresses to each bus adapter on each compute node; and providing, by the primary compute node during the SMP boot, the update to all compute nodes, writing the update as a data transfer to each of the PLDs through each bus adapter at the unique, separate set of one or more I/O addresses for each bus adapter.Type: GrantFiled: June 17, 2009Date of Patent: July 17, 2012Assignee: International Business Machines CorporationInventors: Alfredo Aldereguia, Grace A. Richter, William B. Schwartz
-
Publication number: 20120166113Abstract: Method and apparatus to detect use of a manufacturer-approved insertion tool to connect a processor into electronic communication with a land grid array socket on a circuit board of a computer. A baseboard management controller electronically coupled to electrical contacts on the circuit board engages a conductor on the manufacturer-approved insertion tool and records the event.Type: ApplicationFiled: December 22, 2010Publication date: June 28, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Eric E. Pettersen, Luke D. Remis, William B. Schwartz, Timothy M. Wiwel
-
Patent number: 8195927Abstract: A computer system that initializes a fraction of the computer system's memory for execution of video during booting of the computer system is provided. The computer system can include a first portion of BIOS code on a ROM device, wherein the first portion includes instructions for initializing the fraction. The computer system further can include a second portion of BIOS code that copies itself to the fraction upon completion of initialization of the fraction, wherein the second portion executes on the fraction and wherein the second portion initializes system memory and initializes a video buffer. The computer system further can include a copy of the second portion located on the ROM device, wherein the copy of the second portion executes until video buffer initialization is completed but before all of the system memory is initialized. Further, the video buffer displays video before all of the computer system's memory is initialized.Type: GrantFiled: October 31, 2007Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Sumeet Kochar, William B. Schwartz
-
Patent number: 8032791Abstract: Detection of a reset failure in a multinode data processing system is provided by a diagnostic circuit in each of a plurality of the server nodes of the system. Each diagnostic circuit is coupled to a code fetch chain of its corresponding node. At reset, prior to a node processor retrieving startup code from the code fetch chain, the diagnostic circuit provides diagnostic signals to the code fetch chain. A problem in the code fetch chain is detected from a response to the diagnostic signals. When a problem is detected, a node failure status for the problem node may be signaled to the other nodes. The multinode system may be configured in response to signaled node failure status, such as by dropping failed nodes and replacing a failed primary node with a secondary node if necessary.Type: GrantFiled: July 7, 2009Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Sumeet Kochar, Barry A. Kritt, William B. Schwartz, Jeffrey B. Williams
-
Patent number: 7987438Abstract: A design structure embodied in a machine readable storage medium for at designing, manufacturing, and/or testing a design is disclosed for initializing expansion adapters installed in a computer system having similar expansion adapters that include detecting an expansion adapter installed in a computer system having a plurality of expansion adapters, the detected expansion adapter having an option ROM containing initialization code, identifying similar expansion adapters installed in the computer system that correspond to the detected expansion adapter, each of the identified similar expansion adapters having an option ROM containing initialization code, disabling the option ROM of each of the identified similar expansion adapters, and initializing the plurality of expansion adapters installed in the computer system without executing the initialization code of the identified similar expansion adapters.Type: GrantFiled: May 1, 2008Date of Patent: July 26, 2011Assignee: International Business Machines CorporationInventors: Robert H. C. Lin, Prasenjit Roy, William B. Schwartz
-
Publication number: 20110010584Abstract: Detection of a reset failure in a multinode data processing system is provided by a diagnostic circuit in each of a plurality of the server nodes of the system. Each diagnostic circuit is coupled to a code fetch chain of its corresponding node. At reset, prior to a node processor retrieving startup code from the code fetch chain, the diagnostic circuit provides diagnostic signals to the code fetch chain. A problem in the code fetch chain is detected from a response to the diagnostic signals. When a problem is detected, a node failure status for the problem node may be signaled to the other nodes. The multinode system may be configured in response to signaled node failure status, such as by dropping failed nodes and replacing a failed primary node with a secondary node if necessary.Type: ApplicationFiled: July 7, 2009Publication date: January 13, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sumeet Kochar, Barry A. Kritt, William B. Schwartz, Jeffrey B. Williams
-
Publication number: 20100325404Abstract: Updating programmable logic devices (‘PLDs’) in a symmetric multiprocessing (‘SMP’) computer, each compute node of the SMP computer including a PLD coupled for data communications through a bus adapter, the bus adapter adapted for data communications through a set of one or more input/output (‘I/O’) memory addresses, including configuring the primary compute node with an update of the configuration instructions for the PLDs; assigning, by the PLDs at boot time in an SMP boot, a unique, separate set of one or more I/O addresses to each bus adapter on each compute node; and providing, by the primary compute node during the SMP boot, the update to all compute nodes, writing the update as a data transfer to each of the PLDs through each bus adapter at the unique, separate set of one or more I/O addresses for each bus adapter.Type: ApplicationFiled: June 17, 2009Publication date: December 23, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPROATIONInventors: Alfredo Aldereguia, Grace A. Richter, William B. Schwartz
-
Publication number: 20100125731Abstract: Method, apparatus and computer program product are provided for operating a plurality of computer nodes while maintaining trust. A primary computer node and at least one secondary computer node are connected into a cluster, wherein each of the clustered computer nodes includes a trusted platform module (TPM) that is accessible to software and includes security status information about the respective computer node. Each clustered computer node is then merged into a single node with only the TPM of the primary computer node being accessible to software. The TPM of the primary computer node is updated to include the security status information of each TPM in the cluster. Preferably, the step of merging is controlled by power on self test (POST) basic input output system (BIOS) code associated with a boot processor in the primary node.Type: ApplicationFiled: November 14, 2008Publication date: May 20, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shiva R. Dasari, Lee H. Wilson, Scott N. Durham, Sumeet Kochar, William B. Schwartz, Kenneth A. Goldman
-
Patent number: 7568061Abstract: Methods, apparatus, and products are disclosed for initializing expansion adapters installed in a computer system having similar expansion adapters that include detecting an expansion adapter installed in a computer system having a plurality of expansion adapters, the detected expansion adapter having an option ROM containing initialization code, identifying similar expansion adapters installed in the computer system that correspond to the detected expansion adapter, each of the identified similar expansion adapters having an option ROM containing initialization code, disabling the option ROM of each of the identified similar expansion adapters, and initializing the plurality of expansion adapters installed in the computer system without executing the initialization code of the identified similar expansion adapters.Type: GrantFiled: August 10, 2006Date of Patent: July 28, 2009Assignee: International Business Machines CorporationInventors: Robert H. C. Lin, Prasenjit Roy, William B. Schwartz
-
Publication number: 20090150721Abstract: Methods, apparatus, and products are disclosed for utilizing a potentially unreliable memory module for memory mirroring in a computing system, the computing system including at least two memory modules, that includes: retrieving error information from an error log stored in non-volatile memory, the error information describing an occurrence of a correctable memory error on one of the memory modules; determining whether a memory mirroring mode is enabled for the computing system, the memory mirroring mode specifying that memory contents are mirrored on the two memory modules; and utilizing, in dependence upon the error information, the memory module on which the correctable memory error occurred to mirror the memory contents if the memory mirroring mode is enabled.Type: ApplicationFiled: December 10, 2007Publication date: June 11, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sumeet Kochar, Barry A. Kritt, William B. Schwartz
-
Publication number: 20090113197Abstract: A computer system that initializes a fraction of the computer system's memory for execution of video during booting of the computer system is provided. The computer system can include a first portion of BIOS code on a ROM device, wherein the first portion includes instructions for initializing the fraction. The computer system further can include a second portion of BIOS code that copies itself to the fraction upon completion of initialization of the fraction, wherein the second portion executes on the fraction and wherein the second portion initializes system memory and initializes a video buffer. The computer system further can include a copy of the second portion located on the ROM device, wherein the copy of the second portion executes until video buffer initialization is completed but before all of the system memory is initialized. Further, the video buffer displays video before all of the computer system's memory is initialized.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sumeet Kochar, William B. Schwartz
-
Patent number: 7496708Abstract: Embodiments of the invention address deficiencies of the art in respect to boot ROM handling and provide a method, system and computer program product for optimized boot ROM handling for I/O devices. In one embodiment of the invention, a ROM scan area optimization method can be provided. The method can include pre-processing multiple boot ROM images to determine memory space requirements in the ROM scan area for all of the boot ROM images. The method further can include partitioning the ROM scan area into multiple, different static portions and at least one dynamic paged portion. Finally, the method can include generating an optimal arrangement of the boot ROM images defining placement of some of the boot ROM images in corresponding ones of the static portions, and others of the boot ROM images in the dynamic paged portion.Type: GrantFiled: July 19, 2006Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: William E. Atherton, Richard A. Dayan, Scott N. Dunham, William B. Schwartz