Patents by Inventor William C. Naylor
William C. Naylor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8146047Abstract: An automated design process using a computer system includes identifying a set of timing endpoints in a circuit defined by a machine-readable file. Values of slack in the estimated arrival times for the timing endpoints are assigned. Probability distribution functions, such as Gaussian distributions, are assigned for the respective values of slack, and are combined. The combination of probability distribution functions represents a measure of circuit performance. The measure is computed for alternative implementations of the circuit, and used to identify an alternative more likely to meet timing constraints.Type: GrantFiled: December 22, 2008Date of Patent: March 27, 2012Assignee: Synopsys, Inc.Inventors: Brent Gregory, William C. Naylor, Jr., Bogdan Craciun
-
Patent number: 8069429Abstract: A detailed placement process which optimizes cell placement with up to one hundred percent densities in a linear run time. The output from a conjugate-gradient coarse placement process is input to the detailed placement process. A dynamic programming technique is used to optimize cell placement by swapping cells between two or more rows. The search space is pruned beforehand. A greedy cleanup phase using an incremental row placer is used. Thereby, the detailed placement process handles congestion driven placements characterized by non-uniform densities expeditiously and efficiently.Type: GrantFiled: June 16, 2008Date of Patent: November 29, 2011Assignee: Synopsys, Inc.Inventors: Ronald Miller, William C. Naylor, Yiu-Chung Wong
-
Publication number: 20090106722Abstract: An automated design process using a computer system includes identifying a set of timing endpoints in a circuit defined by a machine-readable file. Values of slack in the estimated arrival times for the timing endpoints are assigned. Probability distribution functions, such as Gaussian distributions, are assigned for the respective values of slack, and are combined. The combination of probability distribution functions represents a measure of circuit performance. The measure is computed for alternative implementations of the circuit, and used to identify an alternative more likely to meet timing constraints.Type: ApplicationFiled: December 22, 2008Publication date: April 23, 2009Applicant: SYNOPSYS, INC.Inventors: Brent Gregory, William C. Naylor, JR., Bogdan Craciun
-
Patent number: 7484194Abstract: An automated design process using a computer system includes identifying a set of timing endpoints in a circuit defined by a machine-readable file. Values of slack in the estimated arrival times for the timing endpoints are assigned. Probability distribution functions, such as Gaussian distributions, are assigned for the respective values of slack, and are combined. The combination of probability distribution functions represents a measure of circuit performance. The measure is computed for alternative implementations of the circuit, and used to identify an alternative more likely to meet timing constraints.Type: GrantFiled: July 18, 2005Date of Patent: January 27, 2009Assignee: Synopsys, Inc.Inventors: Brent Gregory, William C Naylor, Jr., Bogdan Craciun
-
Patent number: 7404168Abstract: A detailed placement process which optimizes cell placement with up to one hundred percent densities in a linear run time. The output from a conjugate-gradient coarse placement process is input to the detailed placement process. A dynamic programming technique is used to optimize cell placement by swapping cells between two or more rows. The search space is pruned beforehand. A greedy cleanup phase using an incremental row placer is used. Thereby, the detailed placement process handles congestion driven placements characterized by non-uniform densities expeditiously and efficiently.Type: GrantFiled: December 12, 2005Date of Patent: July 22, 2008Assignee: Synopsys, Inc.Inventors: Ronald Miller, William C. Naylor, Yiu-Chung Wong
-
Patent number: 6983431Abstract: A method and system for the simultaneous placement of large and small cells in an electronic circuit. A coarse placement using well known methods may provide an initial placement of cells. Cells meeting a size criteria may be selected for further processing. An optimum cell orientation may be determined. An optimum axis of movement for separation may be determined. Overlapping cells may be separated and their positions may be optimized in both horizontal and vertical directions. Any cell moved from its initial placement may be fixed so as not to be moved during subsequent placements. This process may be repeated for cells meeting a new, generally smaller, size criteria. A well known detailed placement process may finalize a design. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: GrantFiled: May 9, 2003Date of Patent: January 3, 2006Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Patent number: 6948143Abstract: A method and system of constrained optimization with linear constraints to remove overlap among cells of an integrated circuit. A coarse placement using well known methods may provide an initial placement of cells. Overlapping cells are separated. Any cell moved to its initial placement may be fixed so as not to be moved during subsequent placements. A plurality of linear inequalities representing allowable placements of a plurality of cells of a layout is generated. An objective function measuring cell movement subject to the constraints of the plurality of inequalities is minimized. The objective function minimizes cell movement from the initial cell placement. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: GrantFiled: May 9, 2003Date of Patent: September 20, 2005Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Publication number: 20040225982Abstract: A method and system of constrained optimization with linear constraints to remove overlap among cells of an integrated circuit. A coarse placement using well known methods may provide an initial placement of cells. Overlapping cells are separated. Any cell moved to its initial placement may be fixed so as not to be moved during subsequent placements. A plurality of linear inequalities representing allowable placements of a plurality of cells of a layout is generated. An objective function measuring cell movement subject to the constraints of the plurality of inequalities is minimized. The objective function minimizes cell movement from the initial cell placement. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: ApplicationFiled: May 9, 2003Publication date: November 11, 2004Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Publication number: 20040225971Abstract: A method and system for the simultaneous placement of large and small cells in an electronic circuit. A coarse placement using well known methods may provide an initial placement of cells. Cells meeting a size criteria may be selected for further processing. An optimum cell orientation may be determined. An optimum axis of movement for separation may be determined. Overlapping cells may be separated and their positions may be optimized in both horizontal and vertical directions. Any cell moved from its initial placement may be fixed so as not to be moved during subsequent placements. This process may be repeated for cells meeting a new, generally smaller, size criteria. A well known detailed placement process may finalize a design. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: ApplicationFiled: May 9, 2003Publication date: November 11, 2004Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Patent number: 6766500Abstract: A computer implemented process for the automatic creation of integrated circuit (IC) geometry including a multiple pass process flow using multiple passes of direct timing driven placement after a first pass of non-direct timing driven placement. First, a high level description of the circuit design may be synthesized. Next, a non-direct timing driven placement process may place the design. Then the placed design may be routed. Alternatively, routability may be estimated. After routing, a modified design may be resynthesized. The resynthesized design may then be placed according to a direct timing driven placement process. This sequence may be repeated several times.Type: GrantFiled: December 6, 2001Date of Patent: July 20, 2004Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor, Michael Fu
-
Patent number: 6671859Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well spread out the cells are in the placement.Type: GrantFiled: January 24, 2001Date of Patent: December 30, 2003Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6665851Abstract: A method and system for the quick placement of electronic circuits using orthogonal one dimensional placements. All circuits of a design may be placed in a linear dimension to obtain a first placement. Next, those same circuits may be placed in a second linear dimension, orthogonal to the first dimension, in order to obtain a second placement. Finally, a two dimensional placement for the circuits may be created by selecting for each circuit element a first coordinate from the first placement and a second coordinate from the second placement.Type: GrantFiled: December 4, 2001Date of Patent: December 16, 2003Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor
-
Patent number: 6662348Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well, spread out the cells are in the placement.Type: GrantFiled: July 20, 2001Date of Patent: December 9, 2003Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6301693Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well spread out the cells are in the placement.Type: GrantFiled: December 16, 1998Date of Patent: October 9, 2001Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6282693Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well spread out the cells are in the placement.Type: GrantFiled: December 16, 1998Date of Patent: August 28, 2001Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 5561476Abstract: Display standards in common use for the display of computer or television images on high resolution displays, commonly assume that the output image will be displayed on an output device having a high refresh rate. A high refresh rate is normally required so the viewer does not observe flicker, stilted motion or other visual artifacts if a lower refresh rate were used. It is difficult to drive some displays at a high refresh rate. An apparatus is disclosed for detecting areas of an input image that are changing over time, even where the input image may be subject to some degree of noise. A priority value is determined for providing a measure of this change for use with a system to determine which areas of the image may need changing as a matter of high priority.Type: GrantFiled: September 12, 1995Date of Patent: October 1, 1996Assignee: Canon Inc.Inventors: Natalie L. Kershaw, William C. Naylor, Jr., Mark Pulver, David R. Brown
-
Patent number: 5553165Abstract: In order to display continuous tone colour image on a discrete colour level display, methods of halftoning must be used. The high display rate of colour output devices means that serial methods of real time halftoning are difficult to use. A method and apparatus are disclosed for reducing the speed with which a halftoning method must be performed by performing the halftoning of an output image in parallel by simultaneously error diffusing more than one line of input at a time.Type: GrantFiled: January 4, 1994Date of Patent: September 3, 1996Assignee: Canon, Inc.Inventors: Michael Webb, William C. Naylor, Jr.
-
Patent number: 5526021Abstract: A process of producing large dither matrices suitable in use in halftoning images is disclosed. This process includes forming an objective function based on the placement of the dither values within the matrix and optimizing the objective function so as to produce an improved matrix. The preferred optimizations process includes the use of simulated annealing with additional optimizations of the simulated annealing process being disclosed.Type: GrantFiled: January 4, 1994Date of Patent: June 11, 1996Assignee: Canon Inc.Inventor: William C. Naylor, Jr.
-
Patent number: 5519791Abstract: In order to display a continuous tone colour image on a discrete colour level display, methods of halftoning must be used. The high display rate of colour output devices means that serial methods of real time halftoning are difficult to use. A method and apparatus is disclosed for reducing the speed with which a halftoning method must be performed by performing the halftoning of an output image by simultaneously dividing the input image into a number of areas and simultaneously halftoning the areas individually making special provisions for pixels located in the boarder regions of a given area.Type: GrantFiled: January 4, 1994Date of Patent: May 21, 1996Assignee: Canon, Inc.Inventors: Michael Webb, David R. Brown, William C. Naylor, Jr.
-
Patent number: 5481319Abstract: Display standards in common use for the display of computer or television images on high resolution displays commonly assume that the output image will be displayed on an output device having a high refresh rate. A high refresh rate is normally required so the viewer does not observe flicker, stilted motion or other visual artifacts that one might observe if a lower refresh rate were used. It is difficult to drive some displays at a high refresh rate. An apparatus is disclosed for detecting areas of an input image that are changing over time, even where the input image may be subject to some degree of noise. A priority value is determined for providing a measure of this change for use with a system to determine which areas of the image may need changing as a matter of high priority.Type: GrantFiled: April 11, 1995Date of Patent: January 2, 1996Assignee: Canon Inc.Inventors: Natalie L. Kershaw, William C. Naylor, Jr., Mark Pulver, David R. Brown