Patents by Inventor William H. Ma
William H. Ma has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6936879Abstract: Disclosed is a method of increasing the capacitance of a trench capacitor by increasing sidewall area, comprising: Corming a trench in a silicon substrate, the trench having a sidewall; forming islands on the sidewall of the trench; and etching pits into the sidewall using the islands as a mask. The capacitor is completed by forming a node insulator on the pits and the sidewall; and filling said trench with a trench conductor.Type: GrantFiled: April 8, 2003Date of Patent: August 30, 2005Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, William H. Ma
-
Patent number: 6891226Abstract: The present invention features double- or dual-gate logic devices that contain gate conductors that are consistently self-aligned and that have channels that are of constant width. A single-crystal silicon wafer is utilized as the channel material. Pillars or stacks of self aligned dual gate MOSFETs are generated by etching, via the juxtaposition of overlapping germanium-containing gate conductor regions. Vertically etching through regions of both gate conducting material and dielectric insulating material provides an essentially perfect, self-aligned dual gate stack.Type: GrantFiled: May 30, 2003Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma
-
Publication number: 20030201500Abstract: The present invention features double- or dual-gate logic devices that contain gate conductors that are consistently self-aligned and that have channels that are of constant width. The inventive process also provides a method of selectively etching germanium-containing gate conductor materials without significantly etching the adjacent silicon channel material. In this manner, the gate conductor can be encased in a dielectric shell without changing the length of the silicon channel. A single-crystal silicon wafer is utilized as the channel material. Pillars or stacks of self aligned dual gate MOSFETs are generated by etching, via the juxtaposition of overlapping germanium-containing gate conductor regions. Vertically etching through regions of both gate conducting material and dielectric insulating material provides an essentially perfect, self-aligned dual gate stack. A process is described wherein the gate conductor material can be selectively etched without etching the channel material.Type: ApplicationFiled: May 30, 2003Publication date: October 30, 2003Inventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma
-
Patent number: 6620675Abstract: Disclosed is a method of increasing the capacitance of a trench capacitor by increasing sidewall area, comprising: forming a trench in a silicon substrate, the trench having a sidewall; forming islands on the sidewall of the trench; and etching pits into the sidewall using the islands as a mask. The capacitor is completed by forming a node insulator on the pits and the sidewall; and filling said trench with a trench conductor.Type: GrantFiled: September 26, 2001Date of Patent: September 16, 2003Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, William H. Ma
-
Publication number: 20030170952Abstract: Disclosed is a method of increasing the capacitance of a trench capacitor by increasing sidewall area, comprising: forming a trench in a silicon substrate, the trench having a sidewall; forming islands on the sidewall of the trench; and etching pits into the sidewall using the islands as a mask. The capacitor is completed by forming a node insulator on said on the pits and the sidewall; and filling said trench with a trench conductor.Type: ApplicationFiled: April 8, 2003Publication date: September 11, 2003Inventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, William H. Ma
-
Patent number: 6596597Abstract: The present invention features double- or dual-gate logic devices that contain gate conductors that are consistently self-aligned and that have channels that are of constant width. The inventive process also provides a method of selectively etching germanium-containing gate conductor materials without significantly etching the adjacent silicon channel material. In this manner, the gate conductor can be encased in a dielectric shell without changing the length of the silicon channel. A single-crystal silicon wafer is utilized as the channel material. Pillars or stacks of self aligned dual gate MOSFETs are generated by etching, via the juxtaposition of overlapping germanium-containing gate conductor regions. Vertically etching through regions of both gate conducting material and dielectric insulating material provides an essentially perfect, self-aligned dual gate stack. A process is described wherein the gate conductor material can be selectively etched without etching the channel material.Type: GrantFiled: June 12, 2001Date of Patent: July 22, 2003Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma
-
Patent number: 6544832Abstract: A DRAM capacitor contact comprised of a silicon oxide layer with a trench having sidewalls and a form in the silicon oxide layer. A dielectric liner is coated on the sidewalls of the trench. A metal layer is then deposited between the sidewalls and polished to form a bit-line. One or more dielectric layers are deposited above the bit-lines and VIAs are formed in these layers. A sidewall is formed in the VIA above the bit-line and the VIAs are extended down to the silicon substrate and filled with a conductive material and planarized, forming the capacitor contact.Type: GrantFiled: June 18, 2001Date of Patent: April 8, 2003Assignee: International Business Machines CorporationInventors: David E. Kotecki, William H. Ma
-
Publication number: 20030060005Abstract: Disclosed is a method of increasing the capacitance of a trench capacitor by increasing sidewall area, comprising: forming a trench in a silicon substrate, the trench having a sidewall; forming islands on the sidewall of the trench; and etching pits into the sidewall using the islands as a mask. The capacitor is completed by forming a node insulator on said on the pits and the sidewall; and filling said trench with a trench conductor.Type: ApplicationFiled: September 26, 2001Publication date: March 27, 2003Applicant: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, William H. Ma
-
Publication number: 20030025167Abstract: A semiconductor transistor on a substrate, the transistor comprising activated source, drain and gate regions, and a channel region between the source and drain region, the channel underlying the gate region and wherein at least a portion of the gate region comprises a thermally non-degraded high dielectric constant material.Type: ApplicationFiled: July 31, 2001Publication date: February 6, 2003Applicant: International Business Machines CorporationInventors: Heemyong Park, William H. Ma, Fariborz Assaderaghi
-
Patent number: 6512266Abstract: Divot fill methods of incorporating thin SiO2 spacer and/or annealing caps into a complementary metal oxide semiconductor (CMOS) processing flow are provided. In accordance with the present invention, the divot fill processes provide a means for protecting the exposed surfaces of the thin SiO2 spacer and/or annealing cap such that those surfaces are not capable of being attacked by a subsequent silicide pre-cleaning step. CMOS devices including thin SiO2 spacer and/or annealing caps whose surfaces are protected such that those surfaces are not capable of being attacked by a subsequent silicide pre-cleaning or other process steps are also provided.Type: GrantFiled: July 11, 2001Date of Patent: January 28, 2003Assignee: International Business Machines CorporationInventors: Sadanand V. Deshpande, Bruce B. Doris, Rajarao Jammy, William H. Ma
-
Publication number: 20030011080Abstract: Divot fill methods of incorporating thin SiO2 spacer and/or annealing caps into a complementary metal oxide semiconductor (CMOS) processing flow are provided. In accordance with the present invention, the divot fill processes provide a means for protecting the exposed surfaces of the thin SiO2 spacer and/or annealing cap such that those surfaces are not capable of being attacked by a subsequent silicide pre-cleaning step. CMOS devices including thin SiO2 spacer and/or annealing caps whose surfaces are protected such that those surfaces are not capable of being attacked by a subsequent silicide pre-cleaning or other process steps are also provided.Type: ApplicationFiled: July 11, 2001Publication date: January 16, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sadanand V. Deshpande, Bruce B. Doris, Rajarao Jammy, William H. Ma
-
Patent number: 6500054Abstract: A chemical-mechanical polishing (CMP) pad conditioner. The conditioner has a non-uniform conditioning surface with a plurality of conditioning elements. The non-uniform surface comprises a first section having a first cutting volume per unit width and a second section having a second cutting volume per unit width that is different from the first cutting volume per unit width. The difference in cutting volume may be provided by different projected widths of the individual conditioning elements, by a difference in the linear density between the two sections, or by a difference in the cutting depth. A CMP tool comprising a polishing pad, a conditioning pad having the disclosed structure, and a mechanism for moving the polishing pad relative to the pad conditioner is also provided. A method is further provided for uniformly conditioning a CMP pad using a conditioner having the structure described.Type: GrantFiled: June 8, 2000Date of Patent: December 31, 2002Assignee: International Business Machines CorporationInventors: William H. Ma, Adam D. Ticknor
-
Publication number: 20020187610Abstract: The present invention features double- or dual-gate logic devices that contain gate conductors that are consistently self-aligned and that have channels that are of constant width. The inventive process also provides a method of selectively etching germanium-containing gate conductor materials without significantly etching the adjacent silicon channel material. In this manner, the gate conductor can be encased in a dielectric shell without changing the length of the silicon channel. A single-crystal silicon wafer is utilized as the channel material. Pillars or stacks of self aligned dual gate MOSFETs are generated by etching, via the juxtaposition of overlapping germanium-containing gate conductor regions. Vertically etching through regions of both gate conducting material and dielectric insulating material provides an essentially perfect, self-aligned dual gate stack. A process is described wherein the gate conductor material can be selectively etched without etching the channel material.Type: ApplicationFiled: June 12, 2001Publication date: December 12, 2002Applicant: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma
-
Patent number: 6420748Abstract: It is a feature of the present invention that a subminimum dimension wordline links approximately minimum dimensional individual gate segments with the bitline contact being borderless to the wordline. It is still a further object of the present invention to provide a transistor with an individual segment gate conductor and a subminimum dimension gate connector with the bitline contact being borderless to the wordline. A semiconductor structure and method of making same comprising a DRAM cell which has a transistor which includes a gate. The gate comprises an individual segment of gate conductor such as polysilicon on a thin dielectric material. The transistor further comprises a single crystal semiconductor substrate having a source/drain region. An active conductive wordline is deposited on top of and electrically contacting the segment gate conductor with the wordline being a conductive material.Type: GrantFiled: September 8, 2000Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: Mark C. Hakey, David V. Horak, William H. Ma, Wendell P. Noble, Jr.
-
Patent number: 6391426Abstract: A high capacitance storage node structure is created in a substrate by patterning a hybrid resist (12) to produce both negative tone (16) and positive tone (18) areas in the exposed region (14). After removal of the positive tone areas (18), the substrate (12) is etched using the unexposed hybrid resist (12) and negative tone area (16) as a mask. This produces a trench (22) in the substrate (12) with a centrally located, upwardly projecting protrusion (24). The capacitor (26) is then created by coating the sidewalls of the trench (22) and protrusion (24) with dielectric (28) and filling the trench with conductive material (30) such as polysilicon.Type: GrantFiled: June 19, 1997Date of Patent: May 21, 2002Assignee: International Business Machines CorporationInventors: Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma
-
Patent number: 6333245Abstract: A method for introducing dopants into a semiconductor device using doped germanium oxide is disclosed. The method includes using rapid thermal anneal (RTA) or furnace anneal to diffuse dopants into a substrate from a doped germanium oxide sacrificial layer on the semiconductor substrate. After annealing to diffuse the dopants into the substrate, the germanium oxide sacrificial layers is removed using water thereby avoiding removal of silicon dioxide (SiO2) in the gates or in standard device isolation structures, that may lead to device failure. N+ and p+ sources and drains can be formed in appropriate wells in a semiconductor substrate, using a singular anneal and without the need to define more than one region of the first doped sacrificial layer. Alternatively, annealing before introducing a second dopant into the germanium oxide sacrificial layer give slower diffusing ions such as arsenic a head start.Type: GrantFiled: December 21, 1999Date of Patent: December 25, 2001Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma, Donald W. Rakowski
-
Publication number: 20010042880Abstract: A dynamic random-access memory (DRAM) cell comprising a trench capacitor and an access transistor and a process of manufacturing the cell. The trench capacitor is formed in a trench and is positioned at the bottom of the trench. The access transistor has an active area formed in the trench adjacent the trench capacitor and adjacent the top surface of the substrate. The active area provides an electrical connection with the trench capacitor. The DRAM cell design reclaims the active area above the trench capacitor.Type: ApplicationFiled: September 15, 1999Publication date: November 22, 2001Inventors: RAMA DIVAKARUNI, WILLIAM H. MA, BYEONGJU PARK
-
Patent number: 6319759Abstract: A method of forming oxide and gate oxide areas of differing thicknesses. The processes disclosed include using an electromagnetic wave light at differing exposure durations and/or different energy levels to create oxide of differing thicknesses on a layer. The electromagnetic wave is preferably a laser.Type: GrantFiled: August 10, 1998Date of Patent: November 20, 2001Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, William H. Ma
-
Publication number: 20010035551Abstract: A DRAM capacitor contact comprised of a silicon oxide layer with a trench having sidewalls and a form in the silicon oxide layer. A dielectric liner is coated on the sidewalls of the trench. A metal layer is then deposited between the sidewalls and polished to form a bit-line. One or more dielectric layers are deposited above the bit-lines and VIAs are formed in these layers. A sidewall is formed in the VIA above the bit-line and the VIAs are extended down to the silicon substrate and filled with a conductive material and planarized, forming the capacitor contact.Type: ApplicationFiled: June 18, 2001Publication date: November 1, 2001Inventors: David E. Kotecki, William H. Ma
-
Patent number: 6271599Abstract: A wire interconnect structure for electrically and mechanically connecting an integrated circuit chip to a substrate and a process for manufacturing the same. The wire interconnect structure comprises an insulator layer disposed on an integrated circuit chip and an electrically conductive post extending through the insulator layer to the integrated circuit chip. The post has an elongated body, a bottom at one end of the body which is mechanically and electrically connected to the integrated circuit chip, and a top having a spherical shape at the opposite end of the body which extends outward from the insulator layer.Type: GrantFiled: August 3, 1999Date of Patent: August 7, 2001Assignee: International Business Machines CorporationInventors: Birendra N. Agarwala, William H. Ma