Patents by Inventor William Huffman
William Huffman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11083892Abstract: The present disclosure provides systems and methods relating to neuromodulation. In particular, the present disclosure provides systems and methods for minimally invasive, targeted, vagus nerve stimulation (pVNS), and the efficacy of this approach with respect to microglial activation and the amelioration of cognitive dysfunction. The systems and methods of neuromodulation disclosed herein can be used to facilitate the treatment of various diseases associated with pathological neural activity.Type: GrantFiled: May 1, 2019Date of Patent: August 10, 2021Assignee: DUKE UNIVERSITYInventors: Niccolo Terrando, William Huffman, Warren Grill
-
Publication number: 20190336770Abstract: The present disclosure provides systems and methods relating to neuromodulation. In particular, the present disclosure provides systems and methods for minimally invasive, targeted, vagus nerve stimulation (pVNS), and the efficacy of this approach with respect to microglial activation and the amelioration of cognitive dysfunction. The systems and methods of neuromodulation disclosed herein can be used to facilitate the treatment of various diseases associated with pathological neural activity.Type: ApplicationFiled: May 1, 2019Publication date: November 7, 2019Inventors: Niccolo Terrando, William Huffman, Warren Grill
-
Patent number: 9519458Abstract: A fused-multiply-add system is disclosed. The fused-multiply-add system includes a multiplier to multiply first and second operands and to provide at least one product. The fused-multiply-add system also includes an alignment shifter for aligning a third operand with the at least one product to provide an aligned third operand. The fused-multiply-add system also includes an adder and a subtractor coupled to the multiplier and the alignment shifter for performing two asymmetrical additions in parallel paths. The fused-multiply-add system also includes at least one leading zero counter for counting a number of leading zero bits provided by at least one of the adder and the subtractor to provide at least one normalization shift amount. Finally, the fused-multiply-add system includes a multiplexer coupled to the adder and the subtractor for providing an appropriate output based upon a sign bit.Type: GrantFiled: April 8, 2014Date of Patent: December 13, 2016Assignee: Cadence Design Systems, Inc.Inventors: David H. C. Chen, William A. Huffman
-
Patent number: 9335967Abstract: A method is provided to narrow down the exponent range throughout most part of the division and square root calculations, to make both software assistance and precision extension unnecessary. The method adjusts the exponent at the end of the calculation to reach IEEE-754 results.Type: GrantFiled: June 13, 2013Date of Patent: May 10, 2016Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: William A. Huffman, David H. C. Chen
-
Patent number: 8935468Abstract: A microprocessor includes a memory interface to obtain data envelopes of a first length, and control logic to implement an instruction to load an initial data envelope of a stream of data values into a buffer, each data value having a second length shorter than the first length, the stream of data values being disposed across successive data envelopes at the memory interface. Another instruction merges current contents of the buffer and the memory interface such that each invocation loads one of the data values into a first register, and moves at least a remainder of the current contents of the memory interface into the buffer for use in a successive invocation. Another instruction loads a reversed representation of a set of data values obtained via the memory interface into a second register. Another instruction implements an FIR computation including a SIMD operation involving multiple data values of the stream and the reversed representation.Type: GrantFiled: December 31, 2012Date of Patent: January 13, 2015Assignee: Cadence Design Systems, Inc.Inventors: Dror E. Maydan, William A. Huffman, Sachin Ghanekar, Fei Sun
-
Publication number: 20140189231Abstract: A microprocessor includes a memory interface to obtain data envelopes of a first length, and control logic to implement an instruction to load an initial data envelope of a stream of data values into a buffer, each data value having a second length shorter than the first length, the stream of data values being disposed across successive data envelopes at the memory interface. Another instruction merges current contents of the buffer and the memory interface such that each invocation loads one of the data values into a first register, and moves at least a remainder of the current contents of the memory interface into the buffer for use in a successive invocation. Another instruction loads a reversed representation of a set of data values obtained via the memory interface into a second register. Another instruction implements an FIR computation including a SIMD operation involving multiple data values of the stream and the reversed representation.Type: ApplicationFiled: December 31, 2012Publication date: July 3, 2014Applicant: TENSILICA, INC.Inventors: Dror E. Maydan, William A. Huffman, Sachin Ghanekar, Fei Sun
-
Patent number: 8539399Abstract: A technique that improves both processor performance and associated data bandwidth through user-defined interfaces that can be added to a configurable and extensible microprocessor core. These interfaces can be used to communicate status or control information and to achieve synchronization between the processor and any external device including other processors. These interfaces can also be used to achieve data transfer at the rate of one data element per interface in every clock cycle. This technique makes it possible to design multiprocessor SOC systems with high-speed data transfer between processors without using the memory subsystem. Such a system and design methodology offers a complete shift from the standard bus-based architecture and allows designers to treat processors more like true computational units, so that designers can more effectively utilize programmable solutions rather than design dedicated hardware.Type: GrantFiled: July 26, 2007Date of Patent: September 17, 2013Assignee: Cadence Design Systems, Inc.Inventors: Nupur B. Andrews, James Kim, Himanshu A. Sanghavi, William A. Huffman, Eileen Margaret Peters Long
-
Patent number: 8074058Abstract: The present invention provides extended precision in SIMD arithmetic operations in a processor having a register file and an accumulator. A first set of data elements and a second set of data elements are loaded into first and second vector registers, respectively. Each data element comprises N bits. Next, an arithmetic instruction is fetched from memory. The arithmetic instruction is decoded. Then, the first vector register and the second vector register are read from the register file. The present invention executes the arithmetic instruction on corresponding data elements in the first and second vector registers. The resulting element of the execution is then written into the accumulator. Then, the resulting element is transformed into an N-bit width element and written into a third register for further operation or storage in memory. The transformation of the resulting element can include, for example, rounding, clamping, and/or shifting the element.Type: GrantFiled: June 8, 2009Date of Patent: December 6, 2011Assignee: MIPS Technologies, Inc.Inventors: Timothy J. Van Hook, Peter Hsu, William A. Huffman, Henry P. Moreton, Earl A. Killian
-
Patent number: 7964878Abstract: A light emitting device comprising a transparent substrate; a layer of conducting material in contact with the transparent substrate; a self-assembled monolayer bonded to the layer of conducting material; one or more light emitting polymer layers in electron contact to the self-assembled monolayer; and a reflective metal layer in electron contact with the light emitting polymer layer is provided. The light emitting device provided gives enhanced performance as compared to currently available devices. Also provided is a self-assembled monolayer having the formula: R2—R3—Y where Y is a group capable of electron contact with a light emitting polymer, R3 contains a conjugated group, and R2 is a group capable of bonding to a conducting material.Type: GrantFiled: November 10, 2008Date of Patent: June 21, 2011Assignee: HCF Partners, LPInventors: Neil Gough, Jun Mo Gil, Wesley Thomas Walker, Nicolas Frederick Colaneri, William A. Huffman
-
Publication number: 20110055497Abstract: The present invention provides alignment and ordering of vector elements for SIMD processing. In the alignment of vector elements for SIMD processing, one vector is loaded from a memory unit into a first register and another vector is loaded from the memory unit into a second register. The first vector contains a first byte of an aligned vector to be generated. Then, a starting byte specifying the first byte of an aligned vector is determined. Next, a vector is extracted from the first register and the second register beginning from the first bit in the first byte of the first register continuing through the bits in the second register. Finally, the extracted vector is replicated into a third register such that the third register contains a plurality of elements aligned for SIMD processing. In the ordering of vector elements for SIMD processing, a first vector is loaded from a memory unit into a first register and a second vector is loaded from the memory unit into a second register.Type: ApplicationFiled: September 3, 2010Publication date: March 3, 2011Applicant: MIPS Technologies, Inc.Inventors: Timothy J. VAN HOOK, Peter Yan-Tek Hsu, William A. Huffman, Henry P. Moreton, Earl A. Killian
-
Publication number: 20100308754Abstract: Organic light emitting diode (OLED) devices are one of the most promising alternatives to liquid crystal displays (LCDs) for flat panel display (FPD) applications. The OLED technique is based on organic semiconductors used either as hole- or electron transporting materials or as an emitter. Working on common problems of performance and life time in OLED preparation, improved charge transport molecules and polymers such as triarylamine- and poly(para-phenylene)-have been developed. Some useful materials include: (1) cyclic triarylamine-derivatives possessing enhanced glass transition temperatures; (2) triarylamine based low molecular mass hole-transport molecules and hole-transport polymers with pendant oxetane groups for processing out of solution and subsequent cross-linking; and (3) fluorenyl-segmented poly(para-phenylene)s with defined electrochemical properties. Provided is a polymer precursor that is useful as a hole transport polymer in OLED and other organic electronic devices.Type: ApplicationFiled: November 6, 2007Publication date: December 9, 2010Applicant: HCF PARTNERS, LPInventors: Neil Gough, Ethan Tsai, William A. Huffman, Christopher d. Williams, Arrelaine A. Dameron
-
Patent number: 7793077Abstract: The present invention provides alignment and ordering of vector elements for SIMD processing. In the alignment of vector elements for SIMD processing, one vector is loaded from a memory unit into a first register and another vector is loaded from the memory unit into a second register. The first vector contains a first byte of an aligned vector to be generated. Then, a starting byte specifying the first byte of an aligned vector is determined. Next, a vector is extracted from the first register and the second register beginning from the first bit in the first byte of the first register continuing through the bits in the second register. Finally, the extracted vector is replicated into a third register such that the third register contains a plurality of elements aligned for SIMD processing. In the ordering of vector elements for SIMD processing, a first vector is loaded from a memory unit into a first register and a second vector is loaded from the memory unit into a second register.Type: GrantFiled: February 6, 2007Date of Patent: September 7, 2010Assignee: MIPS Technologies, Inc.Inventors: Timothy J. Van Hook, Peter Yan-Tek Hsu, William A. Huffman, Henry P. Moreton, Earl A. Killian
-
Publication number: 20100134052Abstract: A light emitting device comprising a transparent substrate; a layer of conducting material in contact with the transparent substrate; a self-assembled monolayer bonded to the layer of conducting material; one or more light emitting polymer layers in electron contact to the self-assembled monolayer; and a reflective metal layer in electron contact with the light emitting polymer layer is provided. The light emitting device provided gives enhanced performance as compared to currently available devices. Also provided is a self-assembled monolayer having the formula: R2-R3—Y where Y is a group capable of electron contact with a light emitting polymer, R3 contains a conjugated group, and R2 is a group capable of bonding to a conducting material.Type: ApplicationFiled: November 10, 2008Publication date: June 3, 2010Applicant: HCF Partners, L.P.Inventors: Neil Gough, Jun Mo Gil, Wesley Thomas Walker, Nicolas Frederick Colaneri, William A. Huffman
-
Patent number: 7664928Abstract: A technique that improves both processor performance and associated data bandwidth through user-defined interfaces that can be added to a configurable and extensible microprocessor core. These interfaces can be used to communicate status or control information and to achieve synchronization between the processor and any external device including other processors. These interfaces can also be used to achieve data transfer at the rate of one data element per interface in every clock cycle. This technique makes it possible to design multiprocessor SOC systems with high-speed data transfer between processors without using the memory subsystem. Such a system and design methodology offers a complete shift from the standard bus-based architecture and allows designers to treat processors more like true computational units, so that designers can more effectively utilize programmable solutions rather than design dedicated hardware.Type: GrantFiled: January 19, 2005Date of Patent: February 16, 2010Assignee: Tensilica, Inc.Inventors: Nupur B. Andrews, James Kim, Himanshu A. Sanghavi, William A. Huffman, Eileen Margaret Peters Long
-
Publication number: 20090249039Abstract: The present invention provides extended precision in SIMD arithmetic operations in a processor having a register file and an accumulator. A first set of data elements and a second set of data elements are loaded into first and second vector registers, respectively. Each data element comprises N bits. Next, an arithmetic instruction is fetched from memory. The arithmetic instruction is decoded. Then, the first vector register and the second vector register are read from the register file. The present invention executes the arithmetic instruction on corresponding data elements in the first and second vector registers. The resulting element of the execution is then written into the accumulator. Then, the resulting element is transformed into an N-bit width element and written into a third register for further operation or storage in memory. The transformation of the resulting element can include, for example, rounding, clamping, and/or shifting the element.Type: ApplicationFiled: June 8, 2009Publication date: October 1, 2009Applicant: MIPS Technologies, Inc.Inventors: Timothy Van Hook, Peter Hsu, William A. Huffman, Henry P. Moreton, Earl A. Killian
-
Patent number: 7546443Abstract: The present invention provides extended precision in SIMD arithmetic operations in a processor having a register file and an accumulator. A first set of data elements and a second set of data elements are loaded into first and second vector registers, respectively. Each data element comprises N bits. Next, an arithmetic instruction is fetched from memory. The arithmetic instruction is decoded. Then, the first vector register and the second vector register are read from the register file. The present invention executes the arithmetic instruction on corresponding data elements in the first and second vector registers. The resulting element of the execution is then written into the accumulator. Then, the resulting element is transformed into an N-bit width element and written into a third register for further operation or storage in memory. The transformation of the resulting element can include, for example, rounding, clamping, and/or shifting the element.Type: GrantFiled: January 24, 2006Date of Patent: June 9, 2009Assignee: MIPS Technologies, Inc.Inventors: Timothy J. Van Hook, Peter Hsu, William A. Huffman, Henry P. Moreton, Earl A. Killian
-
Patent number: 7500068Abstract: A method and system for managing memory in a multiprocessor system includes defining the plurality of processor coherence domains within a system coherence domain of the multiprocessor system. The processor coherence domains each include a plurality of processors and a processor memory. Shared access to data in the processor memory of each processor coherence domain is provided only to elements of the multiprocessor system within the processor coherence domain. Non-shared access to data in the processor memory of each processor coherence domain is provided to elements of the multiprocessor system within and outside of the processor coherence domain.Type: GrantFiled: June 26, 2006Date of Patent: March 3, 2009Assignee: Silicon Graphics, Inc.Inventors: Daniel E. Lenoski, Jeffrey S. Kuskin, William A. Huffman, Michael S. Woodacre
-
Patent number: 7406554Abstract: A memory access arbitration scheme is provided where transactions to a shared memory are stored in an arbitration queue. A collapsible queuing structure and method are provided, such that once a transaction is serviced, higher order entries ripple down in the queue to make room for new entries while maintaining an oldest to newest relationship among the queue entries. A queuing circuit having a plurality of registers interconnected by 2:1 multiplexers is also provided. The circuit is arranged such that each register receives either its own current contents or the contents of a higher order register during each register write cycle.Type: GrantFiled: July 20, 2001Date of Patent: July 29, 2008Assignee: Silicon Graphics, Inc.Inventor: William A. Huffman
-
Patent number: 7376812Abstract: A processor can achieve high code density while allowing higher performance than existing architectures, particularly for Digital Signal Processing (DSP) applications. In accordance with one aspect, the processor supports three possible instruction sizes while maintaining the simplicity of programming and allowing efficient physical implementation. Most of the application code can be encoded using two sets of narrow size instructions to achieve high code density. Adding a third (and larger, i.e. VLIW) instruction size allows the architecture to encode multiple operations per instruction for the performance critical section of the code. Further, each operation of the VLIW format instruction can optionally be a SIMD operation that operates upon vector data. A scheme for the optimal utilization (highest achievable performance for the given amount of hardware) of multiply-accumulate (MAC) hardware is also provided.Type: GrantFiled: May 13, 2002Date of Patent: May 20, 2008Assignee: Tensilica, Inc.Inventors: Himanshu A. Sanghavi, Earl A. Killian, James Robert Kennedy, Darin S. Petkov, Peng Tu, William A. Huffman
-
Patent number: 7333516Abstract: The present invention provides an interface and method for synchronous data transfer between domains clocked at different frequencies. The interface includes a first latch for receiving data from a first domain clocked at one frequency when the first latch is selected and a second latch for receiving data from the first domain when the second latch is selected. A third latch is provided for transferring data from either the first latch or the second latch to the second domain when the second domain is clocked.Type: GrantFiled: July 20, 2000Date of Patent: February 19, 2008Assignee: Silicon Graphics, Inc.Inventors: Mark Ronald Sikkink, William A. Huffman, Vernon W. Swanson, Nan Ma, Randal S. Passint