Patents by Inventor William Matthew Hogan
William Matthew Hogan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10496783Abstract: Aspects of the disclosed technology relate to techniques of context-aware pattern matching and processing. A circuit design is analyzed to identity circuit components of interest. Reference layout patterns that are associated with the circuit components of interest are extracted from a layout design based on the association of circuit components of the circuit design with geometric elements of the layout design. Pattern matching is performed to identify layout patterns that match the reference layout patterns. The identified layout patterns are then processed.Type: GrantFiled: January 17, 2018Date of Patent: December 3, 2019Assignee: Mentor Graphics CorporationInventors: Sherif Hany Riad Mohammed Mousa, Jonathan James Muirhead, Alex Joseph Pearson, William Matthew Hogan
-
Publication number: 20180307791Abstract: Aspects of the disclosed technology relate to techniques of context-aware pattern matching and processing. A circuit design is analyzed to identity circuit components of interest. Reference layout patterns that are associated with the circuit components of interest are extracted from a layout design based on the association of circuit components of the circuit design with geometric elements of the layout design. Pattern matching is performed to identify layout patterns that match the reference layout patterns. The identified layout patterns are then processed.Type: ApplicationFiled: January 17, 2018Publication date: October 25, 2018Inventors: Sherif Hany Riad Mohammed Mousa, Jonathan James Muirhead, Alex Joseph Pearson, William Matthew Hogan
-
Publication number: 20170337300Abstract: A user or other source may specify one or more components in logical design data, such as schematic netlist design data. Based upon the provided logical component, portions of the physical design data that correspond to the logical component are selected. The selected physical design data corresponding to the specified logical component is then compared with a defined geometric element pattern, to determine if the corresponding physical design data matches the defined pattern. The results of the match analysis can be reported to a user as visual images, new design data, or both. Alternately or additionally, the selected physical design data may be modified based upon the results of the match analysis.Type: ApplicationFiled: January 31, 2017Publication date: November 23, 2017Inventors: William Matthew Hogan, Sridhar Srinivasan, Jonathan J. Muirhead
-
Patent number: 9183330Abstract: Aspects of the invention relate to techniques for estimating power and thermal profiles for an integrated circuit design. With various implementations of the invention, a group of devices is identified in a netlist based on information of the group of devices. The netlist may be a schematic netlist or a layout netlist extracted from a layout design. Power consumption information for the group of devices is determined based on device parameters for the group of devices and a lookup table. The determined power consumption information is then associated with layout location information. A thermal profile may then be estimated based on the power consumption information.Type: GrantFiled: January 31, 2012Date of Patent: November 10, 2015Assignee: Mentor Graphics CorporationInventor: William Matthew Hogan
-
Patent number: 9135391Abstract: Aspects of the invention relate to techniques for determining the electromigration features corresponding to layout design data. According to various examples of the invention, a circuit design is analyzed to determine voltages of nodes in an interconnect tree. From the voltages of the nodes, current density values and current directions for the segments of the interconnect tree are determined. Based on the current density values and the current directions, hydrostatic stress values for the nodes are computed under a steady-state condition and conservation of the conductive material within the interconnect tree. The electromigration susceptibility of the interconnect tree is then determined based on the computed hydrostatic stress values.Type: GrantFiled: November 26, 2013Date of Patent: September 15, 2015Assignee: Mentor Graphics CorporationInventors: Patrick Gibson, Valeriy Sukharev, William Matthew Hogan, Sridhar Srinivasan
-
Publication number: 20150143318Abstract: Aspects of the invention relate to techniques for determining the electromigration features corresponding to layout design data. According to various examples of the invention, a circuit design is analyzed to determine voltages of nodes in an interconnect tree. From the voltages of the nodes, current density values and current directions for the segments of the interconnect tree are determined. Based on the current density values and the current directions, hydrostatic stress values for the nodes are computed under a steady-state condition and conservation of the conductive material within the interconnect tree. The electromigration susceptibility of the interconnect tree is then determined based on the computed hydrostatic stress values.Type: ApplicationFiled: November 26, 2013Publication date: May 21, 2015Applicant: Mentor Graphics CorporationInventors: Patrick Gibson, Valeriy Sukharev, William Matthew Hogan, Sridhar Srinivasan
-
Publication number: 20150143317Abstract: For one or more geometric elements partitioned into a plurality of geometric element portions, the expected current directions through each geometric element portion are determined. Using the expected current directions, each expected current path through the geometric element portions is determined. Based upon the expected current paths, and the physical characteristics represented by the geometric element portions in those expected current paths, the electromigration features corresponding to the geometric element or elements are determined. For example, the length of the longest expected current path through the geometric element or elements can be identified based upon the lengths of the geometric element portions and the directions of their currents, and this length can then be compared with the Blech length for the geometric element or elements.Type: ApplicationFiled: November 20, 2013Publication date: May 21, 2015Applicant: Mentor Graphics CorporationInventors: Patrick Gibson, Sridhar Srinivasan, William Matthew Hogan
-
Publication number: 20150067621Abstract: A user or other source may specify one or more components in logical design data, such as schematic netlist design data. Based upon the provided logical component, portions of the physical design data that correspond to the logical component are selected. The selected physical design data corresponding to the specified logical component is then compared with a defined geometric element pattern, to determine if the corresponding physical design data matches the defined pattern. The results of the match analysis can be reported to a user as visual images, new design data, or both. Alternately or additionally, the selected physical design data may be modified based upon the results of the match analysis.Type: ApplicationFiled: September 5, 2013Publication date: March 5, 2015Applicant: Mentor Graphics CorporationInventors: William Matthew Hogan, Sridhar Srinivasan, Jonathan J. Muirhead
-
Publication number: 20130198704Abstract: Aspects of the invention relate to techniques for estimating power and thermal profiles for an integrated circuit design. With various implementations of the invention, a group of devices is identified in a netlist based on information of the group of devices. The netlist may be a schematic netlist or a layout netlist extracted from a layout design. Power consumption information for the group of devices is determined based on device parameters for the group of devices and a lookup table. The determined power consumption information is then associated with layout location information. A thermal profile may then be estimated based on the power consumption information.Type: ApplicationFiled: January 31, 2012Publication date: August 1, 2013Inventor: WILLIAM MATTHEW HOGAN
-
Publication number: 20120192134Abstract: Techniques for assisting a designer in correcting discrepancies identified in layout design data. A user interface may be provided listing identified shorts and relevant information related to those shorts. Still further, the user interface may allow a designer to selectively choose a subset of the identified shorts, and to designate or otherwise provide correction data for use to correct the shorts before performing a short isolation process on the selected shorts. Alternately or additionally a user interface may provide a designer with graphical images showing the correction that should be made by a designer to address an identified discrepancy in layout design data.Type: ApplicationFiled: January 24, 2011Publication date: July 26, 2012Inventors: William Matthew Hogan, Phillip A. Brooks, Dae-Jin Kim, Kishore V. Kollu
-
Publication number: 20110185323Abstract: Techniques for performing physical verification processes for stacked integrated circuit devices. An interface between a first two-dimensional integrated circuit device and a second two-dimensional integrated circuit device is identified. The design data for the identified layers in the first and second two-dimensional integrated circuit devices are then combined and physically verified as a single set of interface design data. The design data for the first two-dimensional integrated circuit device and the second two-dimensional integrated circuit device are then separately physically verified. Once the interface design data, the first two-dimensional integrated circuit device design data and the second two-dimensional integrated circuit device design data have been physically verified, the verified design can be recombined to form verified design data corresponding to a stacked integrated circuit device.Type: ApplicationFiled: August 23, 2010Publication date: July 28, 2011Inventors: WILLIAM MATTHEW HOGAN, DUSAN PETRANOVIC, ARA ASLYAN
-
Publication number: 20110119544Abstract: Techniques for assisting a designer in correcting discrepancies identified in layout design data. A user interface may be provided listing identified shorts and relevant information related to those shorts. Still further, the user interface may allow a designer to selectively choose a subset of the identified shorts, and to designate or otherwise provide correction data for use to correct the shorts before performing a short isolation process on the selected shorts. Alternately or additionally a user interface may provide a designer with graphical images showing the correction that should be made by a designer to address an identified discrepancy in layout design data.Type: ApplicationFiled: June 9, 2010Publication date: May 19, 2011Inventors: William Matthew Hogan, MacDonald Hall Jackson, III
-
Patent number: 7239996Abstract: Printed circuit board, ASIC, transistor group, or other circuit timing can be analyzed by symbolically modeling the circuit, simulating the behavior of the circuit, analyzing the behavior to catch timing violations. Routing constraints for critical traces can be made by using the analysis results as the input to a trace circuit router. Further timing verification of the printed circuit board, ASIC, transistor group, or other circuit layout may be accomplished by analyzing and modeling the interconnect delays of the traces, simulating the symbolic circuit model with the interconnect delay model, and analyzing the behavior of the circuit for timing violations.Type: GrantFiled: May 28, 2003Date of Patent: July 3, 2007Inventors: Arthur J. Boland, Richard M. Pier, William Matthew Hogan
-
Publication number: 20030229483Abstract: Printed circuit board, ASIC, transistor group, or other circuit timing can be analyzed by symbolically modeling the circuit, simulating the behavior of the circuit, analyzing the behavior to catch timing violations. Routing constraints for critical traces can be made by using the analysis results as the input to a trace circuit router. Further timing verification of the printed circuit board, ASIC, transistor group, or other circuit layout may be accomplished by analyzing and modeling the interconnect delays of the traces, simulating the symbolic circuit model with the interconnect delay model, and analyzing the behavior of the circuit for timing violations.Type: ApplicationFiled: May 28, 2003Publication date: December 11, 2003Applicant: Mentor Graphics CorporationInventors: Arthur J. Boland, Richard M. Pier, William Matthew Hogan
-
Publication number: 20030220920Abstract: Methods and apparatus for matching database entries in an electronic design automation environment is disclosed. The disclosed technology may be applied, for instance, to import data (e.g., attributes or rules) from an EDA design database to an altered version of the EDA design database or to import data from a master database to an EDA design database. In one aspect, a match made between a first database entry and a second database entry is verified by comparing the second database entry to multiple entries of the first database, thereby helping to ensure that the first database entry is the best match for the second database entry. The matching may be performed using a similarity-based matching method. In another aspect, multiple criteria are used to determine whether a match exists between database entries and whether certain data should be imported between the databases.Type: ApplicationFiled: May 15, 2003Publication date: November 27, 2003Applicant: Mentor Graphics CorporationInventors: Daniel S. Lake, William Matthew Hogan