Patents by Inventor William Moyer
William Moyer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240126552Abstract: Processor-guided execution of offloaded instructions using fixed function operations is disclosed. Instructions designated for remote execution by a target device are received by a processor. Each instruction includes, as an operand, a target register in the target device. The target register may be an architected virtual register. For each of the plurality of instructions, the processor transmits an offload request in the order that the instructions are received. The offload request includes the instruction designated for remote execution. The target device may be, for example, a processing-in-memory device or an accelerator coupled to a memory.Type: ApplicationFiled: December 21, 2023Publication date: April 18, 2024Inventors: JOHN KALAMATIANOS, MICHAEL T. CLARK, MARIUS EVERS, WILLIAM L. WALKER, PAUL MOYER, JAY FLEISCHMAN, JAGADISH B. KOTRA
-
Publication number: 20220192506Abstract: The present disclosure discusses various systems and methods for screening individuals for an elevated skin temperature, including substantially reducing the footprint of conventional thermal imaging system. The footprint of the currently available thermal imaging system is reduced in part because rather than having a blackbody and a person being screened simultaneously located within the thermal camera's field of view, the present disclosure discusses a unique thermal imaging system that provides a reference temperature to the system for subsequent comparison to the thermal camera, using a blackbody, prior to the thermal scanning and imaging the person.Type: ApplicationFiled: December 22, 2021Publication date: June 23, 2022Inventors: Taylor Judson Lightsey, Mark William Moyer, Joseph John Gronski, Jr.
-
Patent number: 7984118Abstract: A control system having a host computer and one or more control computers connected to an interface for control of a process or machinery. The control computers are capable of automatically initiated network address assignment and configuration when powered up after installation. The network address is based on a location identifier situated in the interface that corresponds to a specific connection thereof to the control computer. The control computer reads the location identifier from the interface and requests a network address. The host computer assigns the network address based on the location identifier. Configuration of the control computer then proceeds. The procedure applies to newly installed control computers, whether first time installment or a replacement for a failed control computer.Type: GrantFiled: December 14, 2004Date of Patent: July 19, 2011Assignee: General Electric CompanyInventors: Fred Henry Boettner, Stephen J. Sullivan, Craig William Moyer, Gary Kraterfield, Robert Kirby, Mark E. Shepard
-
Publication number: 20070266217Abstract: A processing system and method performs allocation of memory cache lines in response to a cache write miss. A processor receives a plurality of data processing instructions. A first store instruction for storing data in a system memory at a predetermined address is decoded by decoding a first specifier within the first store instruction. The first specifier determines an allocation policy for the first store instruction wherein the allocation policy determines whether to store data within the cache when the predetermined address is not within the cache. Additional store instructions are decoded. For example, a second specifier determines an allocation policy for a second store instruction. The specifier in each of the store instructions may be implemented in various forms to provide a policy indicator for each store instruction. No allocation policy may also be established on a per-access basis.Type: ApplicationFiled: May 11, 2006Publication date: November 15, 2007Inventors: William Moyer, Jeffrey Scott
-
Publication number: 20070266207Abstract: A set associative cache includes a plurality of sets, where each set has a plurality of ways. The set associative cache has a plurality of replacement pointers where each set of the plurality of sets has a corresponding replacement pointer within the plurality of replacement pointers, and the corresponding replacement pointer indicates a way of the set. A cache command is provided which specifies a set of the plurality of sets and which specifies a replacement way value. In response to the cache command, a current way value of the replacement pointer corresponding to the specified set is replaced with the replacement way value. The cache may further include way locking control circuitry which indicates whether or not one or more ways is locked. By indicating a locked way with the replacement way value, a locked way can be overridden and thus be used for a subsequent cache line fill.Type: ApplicationFiled: May 11, 2006Publication date: November 15, 2007Inventor: William Moyer
-
Publication number: 20070260863Abstract: An integrated circuit (10) has a conditional yield instruction (305) which may be used to conditionally yield execution of a currently active thread based on priority and status of other threads. In one embodiment, an I bit 304 may be used to designate whether the priority selection bits (50) are stored in the instruction itself. If the priority selection bits (50) are not stored in the instruction itself, a portion of the instruction (302) may be used to store a location indicator which indicates where the priority selection bits (50) are located (e.g. register file 22).Type: ApplicationFiled: May 2, 2006Publication date: November 8, 2007Inventors: William Moyer, Gary Whisenhunt
-
Publication number: 20070260950Abstract: A method for testing at least one logic block of a processor includes, during execution of a user application by the processor, the processor generating a stop and test indicator. In response to the generation of the stop and test indicator, stopping the execution of the user application and, if necessary, saving a state of the at least one logic block of the processor. The method further includes applying a test stimulus for testing the at least one logic block of the processor. The test stimulus may be shifted into scan chains so as to perform scan testing of the processor during normal operation, such as during execution of a user application.Type: ApplicationFiled: February 16, 2006Publication date: November 8, 2007Inventors: Gary Morrison, Jose Lyon, William Moyer, Anthony Reipold
-
Publication number: 20070255924Abstract: In a processor having an address translation table, a method includes providing a logical address and control signal. When the control signal has a first value, a first physical address is provided corresponding to the logical address, and when the control signal has a second value, a second physical address is provided. The first physical address and the second physical address are stored in at least one valid entry of the address translation table. In one case, the first physical address is stored in a first valid entry having a tag field which matches the logical address and the second physical address is stored in a second valid entry having a tag field which matches the logical address. Alternatively, the first physical address is stored in a first field of a first valid entry and the second physical address is stored in a second field of the first valid entry.Type: ApplicationFiled: April 28, 2006Publication date: November 1, 2007Inventors: William Moyer, Ray Marshall, Richard Soja
-
Publication number: 20070255933Abstract: A processing system and method performs data processing operations in response to a single data processing instruction. At least two registers store data. First control circuitry compares data in respective corresponding fields of the at least two registers to create a plurality of condition values. Second control circuitry performs one or more predetermined logic operations on less than all of the plurality of condition values and on more than one condition value of the plurality of condition values to generate a condition code for each of the one or more predetermined logic operations. A condition code register stores the condition code for each of the one or more predetermined logic operations.Type: ApplicationFiled: April 28, 2006Publication date: November 1, 2007Inventor: William Moyer
-
Publication number: 20070239968Abstract: A method for operating a data processing system is provided. The method includes providing a first operand stored in a first register, providing a second operand stored in the register, providing a third operand stored in the register. The method further includes executing a first instruction, where executing the first instruction comprises: (1) retrieving the first operand, the second operand, and the third operand from the first register; (2) performing an operation using the first operand, the second operand, and the third operand to generate a bit exact result.Type: ApplicationFiled: April 5, 2006Publication date: October 11, 2007Inventors: William Moyer, Imran Ahmed, Dan Tamir
-
Publication number: 20070234017Abstract: A method includes generating an instruction address value in response to an instruction source event. The method further includes selectively generating a breakpoint request based on the instruction source event and responsive to a comparison of the instruction address value to a breakpoint address value. In one embodiment, selectively generating a breakpoint request includes comparing the instruction source event to an instruction source event type, comparing the instruction address value to a breakpoint address value, and generating the breakpoint request responsive to a match between the first instruction source event type and the instruction source event and a match between the instruction address value and the breakpoint address value.Type: ApplicationFiled: March 29, 2006Publication date: October 4, 2007Applicant: Freescale Semiconductor, Inc.Inventor: William Moyer
-
Publication number: 20070226462Abstract: A data processor (102) includes a prefetch buffer (112) and a fetch control unit (116). The prefetch buffer (112) has a plurality of lines. The prefetch buffer (112) has a variable maximum depth that defines a number of lines of the plurality of lines that are capable of storing instructions. The fetch control unit (116) is coupled to the prefetch buffer to monitor at least one of the plurality of lines of the prefetch buffer (112) and to adjust the variable maximum depth of the prefetch buffer (112) in response to a state of the data processor (102).Type: ApplicationFiled: March 21, 2006Publication date: September 27, 2007Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jeffrey Scott, William Moyer
-
Publication number: 20070220354Abstract: A device and method for error correction are disclosed. The device includes a memory control module to disable error processing for a memory location depending on the state of a status indicator. The status indicator can be set so that error processing is disabled when valid error correction and detection information for the memory location is not available, such as after a reset or power-on event. In addition, the memory control module can promote partial write requests to full write requests when error processing is disabled to ensure that valid error detection and correction data is calculated for the memory location. By disabling error processing until valid error detection and correction information is available, the number of unnecessary or invalid error processing operations is reduced, thereby conserving device resources.Type: ApplicationFiled: February 21, 2006Publication date: September 20, 2007Applicant: Freescale Semiconductor, Inc.Inventor: William Moyer
-
Publication number: 20070198805Abstract: A method includes providing an effective address, providing an address space identifier which identifies a currently executing process, providing a mapping modifier to form a modified address space identifier where the mapping modifier is based on at least one external signal generated outside the processor, using the effective address and the modified address space identifier to form a logical address, and providing a physical address corresponding to the logical address. When the effective address has a first effective address value, the address space identifier has a first address space identifier value, and the mapping modifier has a first mapping value, the physical address has a first physical address value. When the effective address has the first effective address value, the address space identifier has the first address space identifier value, and the mapping modifier has a second mapping value, the physical address has a second physical address value.Type: ApplicationFiled: April 28, 2006Publication date: August 23, 2007Inventors: Richard Soja, William Moyer, Ray Marshall
-
Publication number: 20070198804Abstract: In a data processing system a processor including processing logic performs data processing. An address translator that is coupled to the processing logic performs address translation and a method thereof. The address translator receives a logical address and converts the logical address to both a physical address and one or more address attributes. Bypass circuitry that is coupled to the address translator selectively provides the logical address as a translated address of the logical address which was received. In order to speed up the memory address translation, the logical address is selectively provided as the translated address prior to providing the one or more address attributes associated with the logical address.Type: ApplicationFiled: February 23, 2006Publication date: August 23, 2007Inventor: William Moyer
-
Publication number: 20070186217Abstract: A method includes receiving, at an interconnect, a first transaction request from a first requesting module. The first transaction request includes a request to utilize at least one system resource accessible via the interconnect. The method further includes determining potential interferences at the interconnect expected to occur as a result of a utilization of the at least one system resource by the first requesting module and initiating processing of the first transaction request at the interconnect. The method additionally includes authorizing processing of a second transaction request from a second requesting module during the processing of the first transaction request based on the determined potential interferences.Type: ApplicationFiled: February 3, 2006Publication date: August 9, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Brett Murdock, William Moyer, Benjamin Eckermann
-
Publication number: 20070180518Abstract: A method includes determining, at a first requesting component of an integrated circuit device, a first key value based on a first set of one or more bits of a first address associated with a first access request of the first requesting component. The method further includes transmitting the first key value from the first requesting component to a resource component of the integrated circuit device. The method also includes determining, at the resource component, an authorization of the first access request based on the first key value and a second set of one or more bits of the first address.Type: ApplicationFiled: January 31, 2006Publication date: August 2, 2007Applicant: Freescale Semiconductor, Inc.Inventor: William Moyer
-
Publication number: 20070150782Abstract: In one embodiment, an integrated circuit which uses one or more re-useable modules may use a signature generated by a duplicate state machine or an unmodified state machine to select, control, or otherwise affect a resource on the integrated circuit, where affecting the resource was not part of the original design and state diagram of the unmodified state machine. In one embodiment, a method and apparatus is provided for dynamically reconfiguring a plurality of test circuits in re-useable modules on an IC without modifying the controller state machine in the re-usable module.Type: ApplicationFiled: January 18, 2007Publication date: June 28, 2007Applicant: Freescale Semiconductor, Inc.Inventors: William Moyer, William Bruce
-
Publication number: 20070088889Abstract: New approaches for providing communication between multiple masters (12, 14) and one or more shared resources (24, 30, 100) are needed. One example of a resource that may need to be shared is circuitry complying with the Universal Serial Bus (USB) standard (100). The USB specification defines the use of USB endpoints as data and control channels that reside in a USB device. In some cases it is desirable to have a certain number of endpoints controlled by one processor, and other endpoints controlled by a different processor, thus providing a shared control of all the endpoints. Circuitry (402, 417, 480) may be used to provide steering for additional signals such as interrupts. Other shared resources (24, 30) may use more centralized circuitry (36) to perform a steering function for additional signals.Type: ApplicationFiled: December 14, 2006Publication date: April 19, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Arnaldo Cruz, John Vaglica, William Moyer, Tuongvu Nguyen
-
Publication number: 20060282621Abstract: Techniques for accessing a unified cache to obtain instruction information are provided. One exemplary technique includes accessing, during a first instruction access, a first cache line of a first way of a unified cache having a plurality of ways to obtain instruction information associated with a first instruction, enabling the first way and disabling one or more of the remaining ways of the unified cache in response to a determination that the first cache line comprises instruction information associated with a second instruction, and accessing, during a second instruction access, the first cache line of the first way to obtain instruction information associated with the second instruction.Type: ApplicationFiled: June 10, 2005Publication date: December 14, 2006Applicant: Freescale Semiconductor, Inc.Inventor: William Moyer