Patents by Inventor Wiren D. Becker
Wiren D. Becker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090108465Abstract: Signal line conductors passing through vertical vias in an insulative substrate for supporting and interconnecting integrated circuit chips are provided with shielding conductors in adjacent vias that link respective power and ground planes. The shielding conductors' presence in positions around a signal via is made possible through the employment of power plane and ground plane conductive grids that are laid out in rhomboid patterns. The power plane and ground plane grids possess a left-right mirror relation to one another and are displaced to place the rhomboid's corners to avoid overlapping any of the grid lines.Type: ApplicationFiled: October 28, 2008Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wiren D. Becker, Zhaoqing Chen, George Katopis
-
Patent number: 7465882Abstract: Signal line conductors passing through vertical vias in an insulative substrate for supporting and interconnecting integrated circuit chips are provided with shielding conductors in adjacent vias that link respective power and ground planes. The shielding conductors' presence in positions around a signal via is made possible through the employment of power plane and ground plane conductive grids that are laid out in rhomboid patterns. The power plane and ground plane grids possess a left-right mirror relation to one another and are displaced to place the rhomboid's corners to avoid overlapping any of the grid lines.Type: GrantFiled: December 13, 2006Date of Patent: December 16, 2008Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Zhaoqing Chen, George Katopis
-
Publication number: 20080142257Abstract: Signal line conductors passing through vertical vias in an insulative substrate for supporting and interconnecting integrated circuit chips are provided with shielding conductors in adjacent vias that link respective power and ground planes. The shielding conductors' presence in positions around a signal via is made possible through the employment of power plane and ground plane conductive grids that are laid out in rhomboid patterns. The power plane and ground plane grids possess a left-right mirror relation to one another and are displaced to place the rhomboid's corners to avoid overlapping any of the grid lines.Type: ApplicationFiled: December 13, 2006Publication date: June 19, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wiren D. Becker, Zhaoqing Chen, George Katopis
-
Patent number: 7355125Abstract: The present invention relates to computer hardware design and in particular to a printed circuit board comprising wiring dedicated to supply electric board components such as integrated circuits with at least three different reference planes. In order to provide a printed circuit board having an improved signal return path for basically all relevant signal layers at transitions between card, connector, module and chip while still holding the cross-section structure simple, it is proposed to establish a layer structure wherein a) a split voltage plane is located adjacent to one side of one of said reference planes and comprises conducting portions for all of said at least three different voltage levels in respective plane parts, and b) a signal layer being located adjacent to said reference planes.Type: GrantFiled: November 17, 2005Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Bruce J. Chamberlin, Roland Frech, Andreas Huber, George Katopis, Erich Klink, Andreas Rebmann, Thomas-Michael Winkel
-
Patent number: 7113401Abstract: A system for airflow management in an electronic enclosure includes a backplane assembly having at least one backplane connector, at least one daughter card, and components disposed on the daughter card oriented to facilitate front-to-back airflow, wherein inlet cooling air impinges on the backplane assembly and splits into at least two flow portions flowing in different directions along a surface defining the backplane assemblyType: GrantFiled: October 25, 2004Date of Patent: September 26, 2006Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Joseph P. Corrado, Ethan E. Cruz, Michael J. Fisher, Gary F. Goth
-
Patent number: 6713686Abstract: A multi chip module substrate arranged with repair vias and repair lines extending between repair vias of the chip sites of the module by which repairs can be effected to overcome defects in the module circuits and a method for effecting the repairs of defects in the circuits of this module. A defect can occur in any one of a first signal via, a second signal via, and a circuit line extending between and intended to electrically connect the first signal via and the second signal via. After a defective circuit is identified, the signal vias of the circuit are isolated. Then, the first signal via of the defective circuit is electrically connected to that repair via of the chip site having the first signal via that is connected to that repair via of the chip site having the second signal via and the second signal via of the defective circuit is electrically connected to that repair via of the chip site having the second signal via that is connected to that repair via of the chip site having the first signal via.Type: GrantFiled: January 18, 2002Date of Patent: March 30, 2004Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Dinesh Gupta, Sudipta K. Ray, Robert A. Rita, Herbert I. Stoller, Kathleen M. Wiley
-
Patent number: 6618844Abstract: A method of evaluating decoupling capacitor placement for Very Large Scale Integrated Chips (VLSI) is disclosed. Included in the method is an analysis of the usage for each decoupling capacitor, the distance from the devices, and the locations of the devices and decoupling capacitors. Also addressed are the orientations and size of the components.Type: GrantFiled: June 29, 2001Date of Patent: September 9, 2003Assignee: International Business Machines CorporationInventors: Allan H. Dansky, Wiren D. Becker, Howard H. Smith, Peter J. Camporese, Kwok Fai Eng, Dale E. Hoffman, Bhupindra Singh
-
Patent number: 6618843Abstract: A method of evaluating decoupling capacitor placement for Very Large Scale Integrated Chips (VLSI) is disclosed. Included in the method is an analysis of the usage for each decoupling capacitor, the distance from the devices, and the locations of the devices and decoupling capacitors. Also addressed are the orientations and size of the components.Type: GrantFiled: June 29, 2001Date of Patent: September 9, 2003Assignee: International Business Machines CorporationInventors: Allan H. Dansky, Wiren D. Becker, Howard H. Smith, Peter J. Camporese, Kwok Fai Eng, Dale E. Hoffman, Bhupindra Singh
-
Publication number: 20030136581Abstract: A multi chip module substrate arranged with repair vias and repair lines extending between repair vias of the chip sites of the module by which repairs can be effected to overcome defects in the module circuits and a method for effecting the repairs of defects in the circuits of this module. A defect can occur in any one of a first signal via, a second signal via, and a circuit line extending between and intended to electrically connect the first signal via and the second signal via. After a defective circuit is identified, the signal vias of the circuit are isolated. Then, the first signal via of the defective circuit is electrically connected to that repair via of the chip site having the first signal via that is connected to that repair via of the chip site having the second signal via and the second signal via of the defective circuit is electrically connected to that repair via of the chip site having the second signal via that is connected to that repair via of the chip site having the first signal via.Type: ApplicationFiled: January 18, 2002Publication date: July 24, 2003Applicant: International Business Machines CorporationInventors: Wiren D. Becker, Dinesh Gupta, Sudipta K. Ray, Robert A. Rita, Herbert I. Stoller, Kathleen M. Wiley
-
Patent number: 6529023Abstract: A counterbalancing arrangement for use with a compressive land grid array connector system provides a counterbalancing load element at a side of a system circuit board opposite a back side holding an integrated circuit chip substrate via the connector system. In a first aspect, the counterbalancing load element is a probe template and spacer element providing measurement across to the integrated circuiting. In another aspect, the counterbalancing load element is a mirror image integrated circuit land grid array connector system.Type: GrantFiled: May 17, 2001Date of Patent: March 4, 2003Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Michael F. McAllister, Gerhard Ruehle
-
Publication number: 20020171442Abstract: A counterbalancing arrangement for use with a compressive land grid array connector system provides a counterbalancing load element at a side of a system circuit board opposite a back side holding an integrated circuit chip substrate via the connector system. In a first aspect, the counterbalancing load element is a probe template and spacer element providing measurement across to the integrated circuiting. In another aspect, the counterbalancing load element is a mirror image integrated circuit land grid array connector system.Type: ApplicationFiled: May 17, 2001Publication date: November 21, 2002Inventors: Wiren D. Becker, Michael F. McAllister, Gerhard Ruehle
-
Publication number: 20020040463Abstract: A method of evaluating decoupling capacitor placement for Very Large Scale Integrated Chips (VLSI) is disclosed. Included in the method is an analysis of the usage for each decoupling capacitor, the distance from the devices, and the locations of the devices and decoupling capacitors. Also addressed are the orientations and size of the components.Type: ApplicationFiled: June 29, 2001Publication date: April 4, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Allan H. Dansky, Wiren D. Becker, Howard H. Smith, Peter J. Camporese, Kwok Fai Eng, Dale E. Hoffman, Bhupindra Singh
-
Publication number: 20020040467Abstract: A method of evaluating decoupling capacitor placement for Very Large Scale Integrated Chips (VLSI) is disclosed. Included in the method is an analysis of the usage for each decoupling capacitor, the distance from the devices, and the locations of the devices and decoupling capacitors. Also addressed are the orientations and size of the components.Type: ApplicationFiled: June 29, 2001Publication date: April 4, 2002Applicant: INTERNATION BUSINESS MACHINES CORPORATIONInventors: Allan H. Dansky, Wiren D. Becker, Howard H. Smith, Peter J. Camporese, Kwok Fai Eng, Dale E. Hoffman, Bhupindra Singh
-
Patent number: 6323050Abstract: A method of evaluating decoupling capacitor placement for Very Large Scale Integrated Chips (VLSI) is disclosed. Included in the method is an analysis of the usage for each decoupling capacitor, the distance from the devices, and the locations of the devices and decoupling capacitors. Also addressed are the orientations and size of the components.Type: GrantFiled: October 2, 2000Date of Patent: November 27, 2001Assignee: International Business Machines CorporationInventors: Allan H. Dansky, Wiren D. Becker, Howard H. Smith, Peter J. Camporese, Kwok Fai Eng, Dale E. Hoffman, Bhupindra Singh
-
Patent number: 6058488Abstract: A reduction of multichip module computer system cycle time is achieved by using a voltage regulator for power supply noise attenuation to reduce jitter. The circuit for doing this includes an active filter network circuit for use in the multichip module of a computer system which generates a quiet analog VDD coupled directly to ground by using the low impedance power supply distributions which already exist in the module. The active filter network permits taking the power supply voltage from the module and stepping it down to a voltage needed by a phased lock loop via an active filter, said active filter comprising an op-amplifier and a source follower and a large value on module capacitor for a resistor network. The capacitor and resistor network acts as a filter with a large time constant where noise appearing on VDD,MOD is completely attenuated by this high value capacitor and resistor network part of our active filter network.Type: GrantFiled: February 13, 1998Date of Patent: May 2, 2000Assignee: International Business Machines CorporationInventors: James Patrick Eckhardt, Paul David Muench, Wiren D. Becker, Timothy Gerard McNamara
-
Patent number: 5477460Abstract: Switching characteristics of system components are represented and summed so that their effects on the overall system can be observed during the design process. Full simultaneous switching analysis is provided at the earliest levels of design containing minimal level of design data by a method of computing net based simultaneous switching noise levels which supports packages ranging from the smallest chip level to the largest board level. The simultaneous switching activity is computed based on interaction between each driver and each other driver between each component and each other component, with consideration to the spatial inter-relationship net, within a higher level component, to determine each component's drivers effect on itself as well as the coupling effect between drivers on different components. The analysis involves computing simultaneous switching noise by associating a characteristic triangle with each driver application configuration. The characteristic triangle.Type: GrantFiled: December 21, 1994Date of Patent: December 19, 1995Assignee: International Business Machines CorporationInventors: Charles K. Vakirtzis, George A. Katopis, Gerald W. Mahoney, Craig R. Selinger, Bradley D. McCredie, Wiren D. Becker