Patents by Inventor Wolfgang Hetzel
Wolfgang Hetzel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11469161Abstract: A semiconductor package includes: a lead frame having a plurality of blocks of uniform size and laterally spaced apart from one another with uniform spacing; a first semiconductor die attached to a first group of the blocks; electrical conductors connecting a plurality of input/output (I/O) terminals of the first semiconductor die to a second group of the blocks, at least some blocks of the second group being laterally spaced outward from the blocks of the first group; and a mold compound encapsulating the first semiconductor die and the electrical conductors. Corresponding methods of producing the semiconductor package are also described.Type: GrantFiled: August 27, 2020Date of Patent: October 11, 2022Assignee: Infineon Technologies AGInventors: Thorsten Scharf, Chan Lam Cha, Wolfgang Hetzel, Swee Kah Lee, Stefan Macheiner
-
Publication number: 20220068773Abstract: A semiconductor package includes: a lead frame having a plurality of blocks of uniform size and laterally spaced apart from one another with uniform spacing; a first semiconductor die attached to a first group of the blocks; electrical conductors connecting a plurality of input/output (I/O) terminals of the first semiconductor die to a second group of the blocks, at least some blocks of the second group being laterally spaced outward from the blocks of the first group; and a mold compound encapsulating the first semiconductor die and the electrical conductors. Corresponding methods of producing the semiconductor package are also described.Type: ApplicationFiled: August 27, 2020Publication date: March 3, 2022Inventors: Thorsten Scharf, Chan Lam Cha, Wolfgang Hetzel, Swee Kah Lee, Stefan Macheiner
-
Patent number: 8624372Abstract: A semiconductor component (10) has an interposer substrate (1) as stack element of a semiconductor component stack (25). The interposer substrate (1) has, on one of the interposer substrate sides (2, 4), a semiconductor chip protected by plastics composition (12) in its side edges (22). An interposer structure (3) partly covered by a plastics composition (12) is arranged on the interposer side (2, 4) opposite to the semiconductor chip (6). Edge regions (11) of the interposer substrate (1) remain free of any plastics composition (12) and have, on both interposer sides (2, 4) external contact pads (7) which are electrically connected to one another via through contacts (8).Type: GrantFiled: August 22, 2006Date of Patent: January 7, 2014Assignee: Infineon Technologies AGInventors: Wolfgang Hetzel, Jochen Thomas, Peter Weitz, Ingo Wennemuth
-
Patent number: 8072085Abstract: A semiconductor device with a plastic package molding compound, a semiconductor chip and a leadframe is disclosed. In one embodiment, the semiconductor chip is embedded in a plastic package molding compound. The upper side of the semiconductor chip and the plastic package molding compound are arranged on a leadframe. Arranged between the leadframe and the plastic package molding compound with the semiconductor chip is an elastic adhesive layer for the mechanical decoupling of an upper region from a lower region of the semiconductor device.Type: GrantFiled: October 25, 2004Date of Patent: December 6, 2011Assignee: Qimonda AGInventors: Wolfgang Hetzel, Jochen Thomas
-
Publication number: 20110162204Abstract: An integrated device is disclosed. In one embodiment, the integrated device includes a carrier substrate with a through hole and a contact sleeve. A circuit chip is provided with a contact pad above the carrier substrate. A conductive material electrically connects the contact pad to the contact sleeve.Type: ApplicationFiled: March 17, 2011Publication date: July 7, 2011Applicant: QIMONDA AGInventors: Werner Reiss, Wolfgang Hetzel, Florian Ammer
-
Patent number: 7851899Abstract: A BGA package is disclosed including a base IC structure having a base substrate, with an opening running length-wise there through. A first semiconductor chip is mounted face-down on the base substrate so the bond pads thereof are accessible through the opening. The package also includes a secondary IC structure including a secondary substrate, having an opening running there through, and a second semiconductor chip. The second chip is mounted face-down on the secondary substrate so that the bond pads thereof are accessible through the opening in the secondary substrate. An encapsulant fills the opening in the secondary substrate and forms a substantially planar surface over the underside of the secondary substrate. The substantially planar surface is mounted to the first chip of the base IC structure through an adhesive. Wires connect a conductive portion of the secondary IC structure to a conductive portion of the base IC structure.Type: GrantFiled: April 2, 2004Date of Patent: December 14, 2010Assignees: UTAC - United Test and Assembly Test Center Ltd., Infineon TechnologiesInventors: Fung Leng Chen, Seong Kwang Brandon Kim, Wee Lim Cha, Yi-Sheng Anthony Sun, Wolfgang Hetzel, Jochen Thomas
-
Publication number: 20100032817Abstract: A semiconductor device with a plastic package molding compound, a semiconductor chip and a leadframe is disclosed. In one embodiment, the semiconductor chip is embedded in a plastic package molding compound. The upper side of the semiconductor chip and the plastic package molding compound are arranged on a leadframe. Arranged between the leadframe and the plastic package molding compound with the semiconductor chip is an elastic adhesive layer for the mechanical decoupling of an upper region from a lower region of the semiconductor device.Type: ApplicationFiled: October 25, 2004Publication date: February 11, 2010Inventors: Wolfgang Hetzel, Jochen Thomas
-
Publication number: 20080203581Abstract: An integrated circuit is disclosed. In one embodiment, the integrated circuit includes a first interface layer on a first substrate, the first interface layer including a first signal path, a second interface layer on the first interface layer, the second interface layer including a second signal path, the second signal path being coupled to the first signal path, and a second substrate on the second interface layer. In one embodiment, the second substrate includes an electronic device, the electronic device being coupled to the second signal path of the second interface layer.Type: ApplicationFiled: February 27, 2007Publication date: August 28, 2008Applicant: QIMONDA AGInventors: Jochen Thomas, Wolfgang Hetzel, Mathias Grumm
-
Patent number: 7402911Abstract: The present invention relates to a multi-chip device comprising a substrate having a first surface on which a number of first contact elements is provided, a plurality of integrated circuit chips arranged in a chip stack which is arranged on a second surface of the substrate opposing the first surface, wherein each of the chips having a surface on which a number of second contact elements are provided, wherein a first one of the chips and the second contact elements thereon is arranged such that its second contact elements are uncovered by any of the chips or by the substrate and face towards the second surface of the substrate; and connecting elements which are arranged such as to connect at least one of the first contact elements of the substrate and at least one of the second contact elements of the first chip.Type: GrantFiled: June 28, 2005Date of Patent: July 22, 2008Assignee: Infineon Technologies AGInventors: Jochen Thomas, Wolfgang Hetzel
-
Publication number: 20080064232Abstract: An integrated device is disclosed. In one embodiment, the integrated device includes a carrier substrate with a through hole and a contact sleeve. A circuit chip is provided with a contact pad above the carrier substrate. A conductive material electrically connects the contact pad to the contact sleeve.Type: ApplicationFiled: April 30, 2007Publication date: March 13, 2008Applicant: Qimonda AGInventors: Werner Reiss, Wolfgang Hetzel, Florian Ammer
-
Patent number: 7265441Abstract: A stackable packaged chip includes a substrate with a conductive wiring formed therein or thereon. The substrate further includes a plurality of substrate contact pads arranged around a periphery portion of the substrate. A chip mounted on the substrate including contact pads that are electrically connected with the conductive wiring of the substrate, and a ring surrounding edges of the chip are also included. The ring is formed from an electrically insulating material and includes a plurality of openings, each opening adjacent a substrate contact pad to allow for electrical connection to the chip though the substrate contact pad.Type: GrantFiled: August 15, 2005Date of Patent: September 4, 2007Assignee: Infineon Technologies AGInventors: Werner Reiss, Wolfgang Hetzel
-
Publication number: 20070158815Abstract: A BGA package is disclosed including a base IC structure having a base substrate, with an opening running length-wise there through. A first semiconductor chip is mounted face-down on the base substrate so the bond pads thereof are accessible through the opening. The package also includes a secondary IC structure including a secondary substrate, having an opening running there through, and a second semiconductor chip. The second chip is mounted face-down on the secondary substrate so that the bond pads thereof are accessible through the opening in the secondary substrate. An encapsulant fills the opening in the secondary substrate and forms a substantially planar surface over the underside of the secondary substrate. The substantially planar surface is mounted to the first chip of the base IC structure through an adhesive. Wires connect a conductive portion of the secondary IC structure to a conductive portion of the base IC structure.Type: ApplicationFiled: April 2, 2004Publication date: July 12, 2007Inventors: Fung Chen, Seong Kwang Kim, Wee Cha, Yi-Sheng Sun, Wolfgang Hetzel, Jochen Thomas
-
Publication number: 20070090527Abstract: The present invention relates to an integrated chip device in a package, including an integrated chip, a substrate comprising a redistribution wiring, a contact element and a contact pad on a common surface of the substrate, wherein the contact element is in electrical contact with the contact pad, wherein the substrate is divided in at least two parts each of which is securely attached to a respective portion of the chip to form the device, wherein between at least two of the parts of the substrate a gap is provided to accommodate a thermal expansion of at least one of the parts of the substrate, a bond wire which is provided to connect the contact pad and the further contact pad of the substrate with the integrated chip through the gap.Type: ApplicationFiled: September 30, 2005Publication date: April 26, 2007Inventors: Jochen Thomas, Steffen Kroehnert, Wolfgang Hetzel, Werner Reiss
-
Patent number: 7198979Abstract: A method of stacking semiconductor chips includes providing four semiconductor chips that each include a top surface with central bond pads. Each of the bond pads is electrically coupled to second bond pads located in a peripheral portion of the semiconductor chip through a conductive layer. The first and the second semiconductor chips are arranged alongside one another on a carrier substrate. The second bond pads from the first and second semiconductor chips are bonded to corresponding landing pads on the substrate. The third semiconductor chip is then stacked over the first semiconductor chip and the fourth semiconductor chip over the second semiconductor chip. The second bond pads of the third and fourth semiconductor chips can then be bonded to contact pads of the substrate. The substrate can then be separated into a first stack that includes the first and third semiconductor chips and a second stack that includes the second and fourth semiconductor chips.Type: GrantFiled: November 4, 2003Date of Patent: April 3, 2007Assignee: Infineon Technologies AGInventors: Jochen Thomas, Wolfgang Hetzel, Ingo Wennemuth
-
Publication number: 20070040261Abstract: A semiconductor component (10) has an interposer substrate (1) as stack element of a semiconductor component stack (25). The interposer substrate (1) has, on one of the interposer substrate sides (2, 4), a semiconductor chip protected by plastics composition (12) in its side edges (22). An interposer structure (3) partly covered by a plastics composition (12) is arranged on the interposer side (2, 4) opposite to the semiconductor chip (6). Edge regions (11) of the interposer substrate (1) remain free of any plastics composition (12) and have, on both interposer sides (2, 4) external contact pads (7) which are electrically connected to one another via through contacts (8).Type: ApplicationFiled: August 22, 2006Publication date: February 22, 2007Inventors: Wolfgang Hetzel, Jochen Thomas, Peter Weitz, Ingo Wennemuth
-
Publication number: 20070035006Abstract: A stackable packaged chip includes a substrate with a conductive wiring formed therein or thereon. The substrate further includes a plurality of substrate contact pads arranged around a periphery portion of the substrate. A chip mounted on the substrate including contact pads that are electrically connected with the conductive wiring of the substrate, and a ring surrounding edges of the chip are also included. The ring is formed from an electrically insulating material and includes a plurality of openings, each opening adjacent a substrate contact pad to allow for electrical connection to the chip though the substrate contact pad.Type: ApplicationFiled: August 15, 2005Publication date: February 15, 2007Inventors: Werner Reiss, Wolfgang Hetzel
-
Publication number: 20060290005Abstract: The present invention relates to a multi-chip device comprising a substrate having a first surface on which a number of first contact elements is provided, a plurality of integrated circuit chips arranged in a chip stack which is arranged on a second surface of the substrate opposing the first surface, wherein each of the chips having a surface on which a number of second contact elements are provided, wherein a first one of the chips and the second contact elements thereon is arranged such that its second contact elements are uncovered by any of the chips or by the substrate and face towards the second surface of the substrate; and connecting elements which are arranged such as to connect at least one of the first contact elements of the substrate and at least one of the second contact elements of the first chip.Type: ApplicationFiled: June 28, 2005Publication date: December 28, 2006Inventors: Jochen Thomas, Wolfgang Hetzel
-
Patent number: 6977427Abstract: An electronic component has a chip stack with a first semiconductor chip, a second semiconductor chip, and a large number of flat conductors configured in between the first semiconductor chip and the a second semiconductor chip. The flat conductors have a central section on which the semiconductor chips are mounted. First bonding connections connect the first semiconductor chip to inner sections of the flat conductors. Second bonding connections connect the second semiconductor chip to transitional sections of the flat conductors. The outer sections of the flat conductors project out of a package.Type: GrantFiled: November 26, 2003Date of Patent: December 20, 2005Assignee: Infineon Technologies AGInventors: Wolfgang Hetzel, Jochen Thomas
-
Patent number: 6927484Abstract: A stack arrangement of discrete components includes a carrier substrate and at least two discrete components, e.g., memory chips. The carrier substrate has line conductor structures and contact pads. Each of the discrete components includes centrally disposed bond pads and a metallic coating, which is electrically connected to the centrally disposed bond pads. The metallic coating is disposed on an active surface area of each discrete component. A protective structure overlies a central region of the discrete component. In the preferred embodiment, the metallic coatings of each discrete component are identical. Preferably, the discrete components are stacked on the carrier substrate so as to have the same orientation, so that the protective structure serves as a spacer between the discrete components. Further, the metallic coating is electrically coupled to the carrier substrate.Type: GrantFiled: November 4, 2003Date of Patent: August 9, 2005Assignee: Infineon Technologies AGInventors: Jochen Thomas, Wolfgang Hetzel
-
Patent number: 6894381Abstract: The invention relates to an electronic device having a stack of semiconductor chips, and to a method for the production thereof. A first semiconductor chip is arranged on a rewiring substrate, and at least one semiconductor stack chip is arranged on the first semiconductor chip. A rewiring plane is arranged between the semiconductor chips. The contact areas of the semiconductor chips are connected to external contacts of the device by the rewiring plane and the rewiring substrate.Type: GrantFiled: December 17, 2003Date of Patent: May 17, 2005Assignee: Infineon Technologies AGInventors: Wolfgang Hetzel, Anton Legen, Jochen Thomas