Patents by Inventor Won Cheol Cho
Won Cheol Cho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240123924Abstract: A high voltage connector for a vehicle may include a male connector having a truncated conical protuberance-shaped first terminal, and a female connector having a second terminal provided with a truncated conical coupling groove corresponding to the first terminal, wherein an electrical connection between the male connector and the female connector is accomplished as the first terminal is inserted into the coupling groove of the second terminal. When the first terminal and the second terminal are coupled to each other, elastic deformation may be induced which may provide a holding force between the first and second terminals using elastic stress, resulting in improved stability of a high voltage power supply.Type: ApplicationFiled: July 3, 2023Publication date: April 18, 2024Inventors: Won Cheol Cho, Chan Woo Jeong
-
Publication number: 20230396293Abstract: A method of a transmitting node may comprise: modulating a codeword corresponding to data to be transmitted; generating sparse space-frequency block code (SSFBC)-coded symbols by encoding the modulated codeword in an SSFBC scheme; performing precoding on the SSFBC-coded symbols for each of subbands respectively corresponding to transmit antenna groups; and transmit the precoded SSFBC-coded symbols by performing beamforming on the precoded SSFBC-coded symbols using at least one array antenna group among two or more array antenna groups.Type: ApplicationFiled: June 2, 2023Publication date: December 7, 2023Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Chan ho YOON, Young Jo KO, Kap Seok CHANG, Won Cheol CHO
-
Publication number: 20230319738Abstract: An operation method of a first communication apparatus may include: identifying one or more synchronization signal components constituting a synchronization signal component set; generating a plurality of synchronization signal sections based on the one or more synchronization signal components and a plurality of primary coefficients corresponding to the one or more synchronization signal components; generating one or more synchronization signal parts based on a combination of the plurality of synchronization signal sections; generating one or more synchronization signals based on a combination of the one or more synchronization signal parts in time domain; and transmitting the generated one or more synchronization signals.Type: ApplicationFiled: March 31, 2023Publication date: October 5, 2023Inventors: Byung Jae KWAK, Kapseok CHANG, Won Cheol CHO, Young-Jo KO, Yong Sun KIM
-
Publication number: 20230188405Abstract: An operation method of a first communication node in a communication system may include: generating a base sequence; performing a quadrature phase shift keying (QPSK) operation on the base sequence; generating a first signal sequence by performing a rotational transform operation by a first angle on a complex plane with respect to a result of the QPSK operation; modulating the first signal sequence to generate first modulation symbols; and transmitting a first signal composed of the first modulation symbols to a second communication node, wherein each of a plurality of elements constituting the first signal sequence has a real value or a pure imaginary value.Type: ApplicationFiled: December 14, 2022Publication date: June 15, 2023Inventors: Kapseok CHANG, Yong Sun KIM, Won Cheol CHO, Young-Jo KO
-
Publication number: 20040038491Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions formed therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: ApplicationFiled: August 6, 2003Publication date: February 26, 2004Applicant: Hynix Semiconductor, Inc.Inventor: Won Cheol Cho
-
Patent number: 6627941Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions formed therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: GrantFiled: March 12, 2001Date of Patent: September 30, 2003Assignee: Hynix Semiconductor, Inc.Inventor: Won Cheol Cho
-
Patent number: 6611016Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions formed therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: GrantFiled: July 2, 2002Date of Patent: August 26, 2003Assignee: Hynix Semiconductor Inc.Inventor: Won Cheol Cho
-
Publication number: 20020167040Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions formed therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: ApplicationFiled: July 2, 2002Publication date: November 14, 2002Applicant: Hynix Semiconductor Inc.Inventor: Won Cheol Cho
-
Patent number: 6448145Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions formed therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: GrantFiled: November 6, 1997Date of Patent: September 10, 2002Assignee: Hynix Semiconductor Inc.Inventor: Won Cheol Cho
-
Patent number: 6384438Abstract: Capacitor and method for fabricating the same, which can simplify a fabrication process and reduce parasitic capacitances between signal lines, the capacitor including a first insulating layer formed on a substrate, a bitline patterned on the first insulating layer, a second insulating layer formed on the bitline, a first electrode formed on the second insulating layer with slopes at both sides, a dielectric film formed on the first electrode, a node contact formed on one side of the first electrode and in contact with the substrate, and a second electrode formed on the dielectric film and connected with the node contact electrically, and the method including the steps of (1) forming a first insulating layer on a substrate, and patterning a bitline on the first insulating layer, (2) forming a second insulating layer on an entire surface inclusive of the bitline, (3) depositing a first conductive material on the second insulating layer, (4) etching the first conductive material to form a first electrode with aType: GrantFiled: July 12, 2001Date of Patent: May 7, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Won Cheol Cho, Kun Sik Park
-
Publication number: 20020014701Abstract: The interconnect structure for semiconductor devices includes a semiconductor substrate, an insulating layer on the semiconductor substrate, a first back-up layer on the insulating layer, a first conductive layer on the first back-up layer, a second back-up layer on the first conductive layer, a second conductive layer on the second back-up layer, and a third back-up layer on the second conductive layer. The first and second conductive layers are formed of aluminum-based alloys, and the first to third back-up layers are formed of aless conductive material such as transition metal alloys.Type: ApplicationFiled: September 17, 2001Publication date: February 7, 2002Applicant: Hyundai Electronics Industries Co., Ltd.Inventors: Won-Cheol Cho, Wouns Yang
-
Publication number: 20020001912Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions formed therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: ApplicationFiled: November 6, 1997Publication date: January 3, 2002Inventor: WON CHEOL CHO
-
Publication number: 20010039084Abstract: Capacitor and method for fabricating the same, which can simplify a fabrication process and reduce parasitic capacitances between signal lines, the capacitor including a first insulating layer formed on a substrate, a bitline patterned on the first insulating layer, a second insulating layer formed on the bitline, a first electrode formed on the second insulating layer with slopes at both sides, a dielectric film formed on the first electrode, a node contact formed on one side of the first electrode and in contact with the substrate, and a second electrode formed on the dielectric film and connected with the node contact electrically, and the method including the steps of (1) forming a first insulating layer on a substrate, and patterning a bitline on the first insulating layer, (2) forming a second insulating layer on an entire surface inclusive of the bitline, (3) depositing a first conductive material on the second insulating layer, (4) etching the first conductive material to form a first electrode with aType: ApplicationFiled: July 12, 2001Publication date: November 8, 2001Applicant: Hyundai Electronics Industries Co., Ltd.Inventors: Won Cheol Cho, Kun Sik Park
-
Patent number: 6284551Abstract: Capacitor and method for fabricating the same, which can simplify a fabrication process and reduce parasitic capacitances between signal lines, the capacitor including a first insulating layer formed on a substrate, a bitline patterned on the first insulating layer, a second insulating layer formed on the bitline, a first electrode formed on the second insulating layer with slopes at both sides, a dielectric film formed on the first electrode, a node contact formed on one side of the first electrode and in contact with the substrate, and a second electrode formed on the dielectric film and connected with the node contact electrically, and the method including the steps of (1) forming a first insulating layer on a substrate, and patterning a bitline on the first insulating layer, (2) forming a second insulating layer on an entire surface inclusive of the bitline, (3) depositing a first conductive material on the second insulating layer, (4) etching the first conductive material to form a first electrode with aType: GrantFiled: December 7, 1999Date of Patent: September 4, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Won Cheol Cho, Kun Sik Park
-
Publication number: 20010018244Abstract: A capacitor for a semiconductor device is disclosed with increased capacitance which is produced by a simplified manufacturing process. The capacitor has a storage node electrode structure formed on the semiconductor device having impurity regions from therein. The storage node electrode structure includes a buried layer formed in a storage node hole defined by the semiconductor device, the buried layer being in contact with at least one impurity region, a bottom layer formed on the buried layer and extending beyond the buried layer, a first cylindrical electrode having first walls upwardly extending from the bottom layer, and second cylindrical electrodes having second walls upwardly extending from the bottom layer and disposed on outer sides of the first cylindrical electrode.Type: ApplicationFiled: March 12, 2001Publication date: August 30, 2001Applicant: LG Semicon Co., Ltd.Inventor: Won Cheol Cho