Patents by Inventor Xavier Cauchy
Xavier Cauchy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240051833Abstract: The present disclosure describes processes and apparatuses for manufacturing advanced nanosize powder materials that address at least some of the known issues of scalability, continuity, and quality inherent in prior art processes and apparatuses. Also described are nanosized powders with advantageous chemical and/or physical properties that can be used in various applications. The apparatus for producing nanoparticles, comprising a feeding mechanism for feeding a precursor material in fluid form toward a reaction zone along a feed path; a plasma device configured for generating a plasma jet in the reaction zone impinging upon the precursor material at a convergence point between streamlines of the plasma jet and the feed path to produce a reactant gaseous mixture, the plasma jet streamlines being at an angle with respect to the feed path, and a cooling zone receiving the reactant gaseous mixture to cause nucleation and produce the nanoparticles.Type: ApplicationFiled: October 9, 2020Publication date: February 15, 2024Inventors: Jiayin Guo, Xavier Cauchy
-
Publication number: 20220288676Abstract: In additive manufacturing operations, powders used in stereolithographic processes need to be precisely spread out in a uniform fashion at every pass of the stereolithographic process to ensure predictability in powder surface morphology. Typically, this is difficult to achieve with conventional powders because often these powders suffer from poor flowability, which may further deteriorate over time, and impairs the efficiency of the stereolithographic processes. The present disclosure describes additive manufacturing powders having improved physical characteristics such as flowability and tap density, which are less sensitive or insensitive to ambient humidity. For example, there is described a powder that includes spherical particles having a particle size distribution of less than 1000 micrometers and having a measurable flowability as determined in accordance with ASTM B213 at 75% relative humidity.Type: ApplicationFiled: May 1, 2020Publication date: September 15, 2022Inventors: Xavier Cauchy, Hakim Rahma
-
Publication number: 20200108352Abstract: There is provided a graphene-based membrane where the mechanical properties, thermal conductivity, electrical conductivity, and/or three-dimensional curvature of the membrane have been tuned according to the desired application of the membrane. Methods of accelerating the vacuum-assisted self-assembly (VASA) process for graphene-based membranes and methods for accelerating the process of removing liquid from a graphene-based dispersion are also provided. The method can include two steps of reduction to both minimize the filtration time and to substantially restore the electrical and thermal properties of a graphene-based membrane at low temperature.Type: ApplicationFiled: April 24, 2018Publication date: April 9, 2020Inventors: Kaiwen HU, Xavier CAUCHY, Robert-Eric GASKELL
-
Patent number: 9412145Abstract: This system for processing digital data may include a set of slave processing units for the execution of elementary functions, an interconnection module, which is designed to communicate with a data transfer network and to transfer data between the processing units, on the one hand, and the data transfer network, on the other hand, and a controller controlling the interconnection module to control the data transfer.Type: GrantFiled: August 29, 2013Date of Patent: August 9, 2016Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Xavier Cauchy, Anthony Philippe, Isabelle Faugeras, Didier Siron
-
Publication number: 20130342763Abstract: This system for processing digital data may include a set of slave processing units for the execution of elementary functions, an interconnection module, which is designed to communicate with a data transfer network and to transfer data between the processing units, on the one hand, and the data transfer network, on the other hand, and a controller controlling the interconnection module to control the data transfer.Type: ApplicationFiled: August 29, 2013Publication date: December 26, 2013Applicant: STMICROELECTRONICS (GRENOBLE 2) SASInventors: XAVIER CAUCHY, ANTHONY PHILIPPE, ISABELLE FAUGERAS, DIDIER SIRON
-
Patent number: 8527683Abstract: This system for processing digital data may include a set of slave processing units for the execution of elementary functions, an interconnection module, which is designed to communicate with a data transfer network and to transfer data between the processing units, on the one hand, and the data transfer network, on the other hand, and a controller controlling the interconnection module to control the data transfer.Type: GrantFiled: February 17, 2010Date of Patent: September 3, 2013Assignee: STMicroelectronics (Grenoble 2) SASInventors: Xavier Cauchy, Anthony Philippe, Isabelle Faugeras, Didier Siron
-
Patent number: 8264496Abstract: An image processing system includes a memory for storing data associated with pixels of images, with the pixels having spatial coordinates in an image coordinate system having first and second axes; a processing device including a processor which processes the associated data; and an interface device which accesses in memory addresses associated with pixels of a block of pixels. In the interface device, access information is received indicating a base memory address, information regarding the dimensions of the block along the axes of the image coordinate system, and a storage method. At least one access rule is selected from multiple rules as a function of the storage method. The memory is accessed at the addresses associated with the pixels in the block, by applying the selected rule starting from the base address and taking into account the dimensions of the block.Type: GrantFiled: March 13, 2008Date of Patent: September 11, 2012Assignee: STMicroelectronics S.A.Inventors: Xavier Cauchy, Bruno Thery, Anthony Philippe, Mark Petrus Vos
-
Patent number: 8166283Abstract: A generator of a signal including a memory in which instructions are stored, each instruction including a code portion and an argument portion; circuitry for successively reading instructions stored in the memory; decoding circuitry capable of receiving, for each read instruction, the code portion of the instruction and of providing an activation signal which depends on the code portion; and circuitry for providing the signal capable of receiving, for each read instruction, the argument portion of the instruction and capable, according to the activation signal, of storing the argument portion and of providing the signal equal to the argument portion or of providing the signal equal to the previously-stored argument portion.Type: GrantFiled: August 10, 2006Date of Patent: April 24, 2012Assignee: STMicroelectronics S.A.Inventor: Xavier Cauchy
-
Patent number: 8046503Abstract: A system on chip comprises a CPU, a local memory a data processing module, and a DMA controller. The DMA controller comprises a first interface to handle data transmissions, to and from the local memory, associated with an indication to the local memory of an address in local memory, and is designed to perform data writes and reads in the local memory via this interface. The DMA controller also comprises a second interface, which in response to a command received from the central processing unit, operations for writing and reading data in the local memory via the first interface. The DMA controller also comprises a third interface with the processing module to transmit to it the data read, via the first interface, in the local memory, this transmission not being associated with an indication to the processing module, by the DMA controller, of an address.Type: GrantFiled: May 23, 2007Date of Patent: October 25, 2011Assignee: STMicroelectronics SAInventors: Patrice Couvert, Xavier Cauchy, Anthony Philippe, Sėbastien Ferroussat
-
Publication number: 20100211712Abstract: This system for processing digital data may include a set of slave processing units for the execution of elementary functions, an interconnection module, which is designed to communicate with a data transfer network and to transfer data between the processing units, on the one hand, and the data transfer network, on the other hand, and a controller controlling the interconnection module to control the data transfer.Type: ApplicationFiled: February 17, 2010Publication date: August 19, 2010Applicant: STMicroelectronics (Grenoble 2) SASInventors: Xavier Cauchy, Anthony Philippe, Isabelle Faugeras, Didier Siron
-
Patent number: 7769965Abstract: Data stored in a first memory are processed by a processing device comprising a processor, a second memory, and an interface device interfacing the processing of data from the first memory. In the interface device, in order to facilitate transfer of data from the first memory where data are stored in a first data format to the second memory where data are stored in a second data format, a first group of data is received from the first memory, with said group ordered into a sequence corresponding to the first data format. Then at least one second group of data is obtained by ordering said data in the first group into a new sequence which is a function of the first and second data formats. The second group of data is stored in the second memory.Type: GrantFiled: March 27, 2007Date of Patent: August 3, 2010Assignee: STMicroelectronics S.A.Inventors: Patrice Couvert, Xavier Cauchy, Anthony Philippe, Sébastien Ferroussat
-
Patent number: 7627070Abstract: A device is for detecting a relative positioning of two clock signals including a fast clock signal and a slow clock signal. The fast clock frequency may be n times greater than a slow clock frequency, and n includes an integer greater than 1. The device includes a phase logic signal generator for generating a phase logic signal from the two clock signals by assigning a predetermined logic value to the phase logic signal when a rising edge of the fast clock signal matches a predetermined location of the slow clock signal.Type: GrantFiled: September 8, 2005Date of Patent: December 1, 2009Assignee: STMicroelectronics SAInventors: Xavier Cauchy, Eric Salvaire, Cédric Force
-
Publication number: 20080228991Abstract: A method is provided for managing access to a ring buffer, for at least one data transfer channel for a determined amount of data, with this ring buffer comprising a series of buffer sub-areas spaced apart by a memory address offset and ordered from a first buffer sub-area to a last buffer sub-area. A starting address is initialized from a first register storing the value of the memory address of the first buffer sub-area, and a counter is initialized from a second register storing the value of the number of buffer sub-areas in the buffer. The buffer sub-areas are successively accessed, from the first buffer sub-area to the last buffer sub-area, starting from the starting address and as a function of the memory address offset, on the basis of the value of the counter. The initialization and access steps are repeated such that the determined amount of data is transferred.Type: ApplicationFiled: March 12, 2008Publication date: September 18, 2008Applicant: STMICROELECTRONICS SAInventors: Sebastien FERROUSSAT, Patrice COUVERT, Xavier CAUCHY, Anthony PHILIPPE
-
Publication number: 20080229034Abstract: An image processing system includes a memory for storing data associated with pixels of images, with the pixels having spatial coordinates in an image coordinate system having first and second axes; a processing device including a processor which processes the associated data; and an interface device which accesses in memory addresses associated with pixels of a block of pixels. In the interface device, access information is received indicating a base memory address, information regarding the dimensions of the block along the axes of the image coordinate system, and a storage method. At least one access rule is selected from multiple rules as a function of the storage method. The memory is accessed at the addresses associated with the pixels in the block, by applying the selected rule starting from the base address and taking into account the dimensions of the block.Type: ApplicationFiled: March 13, 2008Publication date: September 18, 2008Applicant: STIMCROELECTRONICS SAInventors: XAVIER CAUCHY, Bruno Thery, Anthony Philippe, Mark Petrus Vos
-
Publication number: 20080005390Abstract: A system on chip comprises a CPU, a local memory a data processing module, and a DMA controller. The DMA controller comprises a first interface to handle data transmissions, to and from the local memory, associated with an indication to the local memory of an address in local memory, and is designed to perform data writes and reads in the local memory via this interface. The DMA controller also comprises a second interface, which in response to a command received from the central processing unit, operations for writing and reading data in the local memory via the first interface. The DMA controller also comprises a third interface with the processing module to transmit to it the data read, via the first interface, in the local memory, this transmission not being associated with an indication to the processing module, by the DMA controller, of an address.Type: ApplicationFiled: May 23, 2007Publication date: January 3, 2008Applicant: STMICROELECTRONICS S.A.Inventors: Patrice Couvert, Xavier Cauchy, Anthony Philippe, Sebastien Ferroussat
-
Publication number: 20070288691Abstract: Data stored in a first memory are processed by a processing device comprising a processor, a second memory, and an interface device interfacing the processing device with the first memory. In the interface device, in order to facilitate transfer of data from the first memory where data are stored in a first data format to the second memory where data are stored in a second data format, a first group of data is received from the first memory, with said group ordered into a sequence corresponding to the first data format. Then at least one second group of data is obtained by ordering said data in the first group into a new sequence which is a function of the first and second data formats. The second group of data is stored in the second memory.Type: ApplicationFiled: March 27, 2007Publication date: December 13, 2007Applicant: STMicroelectronics S.A.Inventors: Patrice Couvert, Xavier Cauchy, Anthony Philippe, Sebastien Ferroussat
-
Publication number: 20070038878Abstract: A generator of a signal including a memory in which instructions are stored, each instruction including a code portion and an argument portion; circuitry for successively reading instructions stored in the memory; decoding circuitry capable of receiving, for each read instruction, the code portion of the instruction and of providing an activation signal which depends on the code portion; and circuitry for providing the signal capable of receiving, for each read instruction, the argument portion of the instruction and capable, according to the activation signal, of storing the argument portion and of providing the signal equal to the argument portion or of providing the signal equal to the previously-stored argument portion.Type: ApplicationFiled: August 10, 2006Publication date: February 15, 2007Applicant: STMicroelectronics S.A.Inventor: Xavier Cauchy
-
Publication number: 20060056557Abstract: A device is for detecting a relative positioning of two clock signals including a fast clock signal and a slow clock signal. The fast clock frequency may be n times greater than a slow clock frequency, and n includes an integer greater than 1. The device includes a phase logic signal generator for generating a phase logic signal from the two clock signals by assigning a predetermined logic value to the phase logic signal when a rising edge of the fast clock signal matches a predetermined location of the slow clock signal.Type: ApplicationFiled: September 8, 2005Publication date: March 16, 2006Applicant: STMicroelectronics SAInventors: Xavier Cauchy, Eric Salvaire, Cedric Force
-
Patent number: 6097446Abstract: The present invention relates to a method for regulating, in the read mode, memory areas of a circuit for decompressing a video data flow compressed according to an MPEG standard, with respect to the writing rate of the compressed data flow into the memory areas, the decompression circuit issuing a flow of image data at the rate of signals for horizontally and vertically synchronizing the images issued by a circuit for coding according to a color television standard, this method including generating a clock signal having a fixed frequency for reading from the memory areas and for generating the horizontal and vertical synchronization signals, and shifting the occurrence of an edge triggering the vertical synchronization signal based on a signal indicative of the state of a buffer memory associated with the memory areas.Type: GrantFiled: May 27, 1997Date of Patent: August 1, 2000Assignee: SGS-Thomson Microelectronics S.A.Inventors: Michel Imbert, Serge Volmier, Xavier Cauchy
-
Patent number: 6091270Abstract: A frequency-doubling block includes an input terminal for the incident signal, a first variable delay cell linked to the input, and an EXCLUSIVE OR gate, one input of which is linked to the output of the first delay cell, the other input of which is linked to the input terminal, and the output of which is able to deliver an output clock signal at twice the frequency of the incident signal. A comparison circuit compares the duty ratio of the output signal with a predetermined reference value and a modulation circuit modulates the value of the first delay as a function of the result of the comparison.Type: GrantFiled: May 22, 1998Date of Patent: July 18, 2000Assignee: SGS-Thomson Microelectronics S.A.Inventor: Xavier Cauchy