Patents by Inventor Xavier Van Ruymbeke
Xavier Van Ruymbeke has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240160822Abstract: A system and method for adding interface protection to an electronic design using parameters. The electronic design and interface protection scheme are defined as parameters. An interface protection model creates interface protection implementation parameters that describe the implementation details of the interface protection. A hardware description model uses the electronic design parameters and the interface protection implementation parameters to create a hardware description. The interface protection scheme can be a built-in protection scheme, a user defined scheme, a scheme that includes place holders that the user may define later, and a combination of the preceding. The interface protection scheme may contain components to help with the retiming of the description of hardware.Type: ApplicationFiled: December 13, 2023Publication date: May 16, 2024Applicant: ARTERIS, INC.Inventors: John Coddington, Sylvain MELICIANI, Frederic GREUS, Xavier Van RUYMBEKE
-
Patent number: 11847394Abstract: A system and method for adding interface protection to an electronic design using parameters. The electronic design and interface protection scheme are defined as parameters. An interface protection model creates interface protection implementation parameters that describe the implementation details of the interface protection. A hardware description model uses the electronic design parameters and the interface protection implementation parameters to create a hardware description. The interface protection scheme can be a built-in protection scheme, a user defined scheme, a scheme that includes place holders that the user may define later, and a combination of the preceding. The interface protection scheme may contain components to help with the retiming of the description of hardware.Type: GrantFiled: December 2, 2021Date of Patent: December 19, 2023Assignee: Arteris, Inc.Inventors: John Coddington, Sylvain Meliciani, Frederic Greus, Xavier Van Ruymbeke
-
Publication number: 20220180034Abstract: A system and method for adding interface protection to an electronic design using parameters. The electronic design and interface protection scheme are defined as parameters. An interface protection model creates interface protection implementation parameters that describe the implementation details of the interface protection. A hardware description model uses the electronic design parameters and the interface protection implementation parameters to create a hardware description. The interface protection scheme can be a built-in protection scheme, a user defined scheme, a scheme that includes place holders that the user may define later, and a combination of the preceding. The interface protection scheme may contain components to help with the retiming of the description of hardware.Type: ApplicationFiled: December 2, 2021Publication date: June 9, 2022Applicant: Arteris, Inc.Inventors: John CODDINGTON, Sylvain MELICIANI, Frederic GREUS, Xavier Van RUYMBEKE
-
Patent number: 11210445Abstract: A system and method for adding interface protection to an electronic design using parameters. The electronic design and interface protection scheme are defined as parameters. An interface protection model creates interface protection implementation parameters that describe the implementation details of the interface protection. A hardware description model uses the electronic design parameters and the interface protection implementation parameters to create a hardware description. The interface protection scheme can be a built-in protection scheme, a user defined scheme, a scheme that includes place holders that the user may define later, and a combination of the preceding. The interface protection scheme may contain components to help with the retiming of the description of hardware.Type: GrantFiled: December 9, 2020Date of Patent: December 28, 2021Assignee: ARTERIS, INC.Inventors: John Coddington, Sylvain Meliciani, Frederic Greus, Xavier Van Ruymbeke
-
Patent number: 10528421Abstract: Systems-on-chip are designed with different IPs that use different data protection schemes. Modules are used between the IPs, and the modules convert between protection schemes. Protection schemes can be per-byte, word, packet, flit, or burst. Conversion can involve splitting, merging, encapsulation, conversion, and generation of redundant information. Encoding of redundancy according to protection schemes can occur directly at an IP interface or within an interconnect, such as within a packet-based NoC. Designs include SoCs, hardware description language code describing functions within SoCs, and non-transient computer readable media that store such source code.Type: GrantFiled: December 29, 2015Date of Patent: January 7, 2020Assignee: ARTERIS, INC.Inventors: Monica Tang, Xavier van Ruymbeke
-
Patent number: 10489241Abstract: A system and method for detecting writes of data to errant locations in storage arrays. Address information and information redundant with address information is encoded and stored in proximity with data. Upon reading the stored data, the corresponding address information is decoded and compared to the address of the intended read. A mismatch indicates a possible write to an errant location.Type: GrantFiled: December 29, 2016Date of Patent: November 26, 2019Assignee: ARTERIS, INC.Inventor: Xavier van Ruymbeke
-
Patent number: 9825779Abstract: A system and method of defining the topology of a network-on-chip. The IP sockets and their data transfer connectivity are defined. The location of each IP socket is defined. A number of switches are defined so that there is at least one switch within a distance from each IP socket, the distance being less than that over which a signal propagates within one clock cycle period. The switches are coupled by links. Links may comprise pipeline stages, storage buffers, and are characterized by a data width.Type: GrantFiled: May 26, 2015Date of Patent: November 21, 2017Assignee: ARTERIS, Inc.Inventors: Xavier van Ruymbeke, Monica Tang, Jonah Probell, Aliaksei Chapyzhenka
-
Publication number: 20170192842Abstract: A system and method for detecting writes of data to errant locations in storage arrays. Address information and information redundant with address information is encoded and stored in proximity with data. Upon reading the stored data, the corresponding address information is decoded and compared to the address of the intended read. A mismatch indicates a possible write to an errant location.Type: ApplicationFiled: December 29, 2016Publication date: July 6, 2017Applicant: Arteris, Inc.Inventor: Xavier van Ruymbeke
-
Publication number: 20170185477Abstract: Systems-on-chip are designed with different IPs that use different data protection schemes. Modules are used between the IPs, and the modules convert between protection schemes. Protection schemes can be per-byte, word, packet, flit, or burst. Conversion can involve splitting, merging, encapsulation, conversion, and generation of redundant information. Encoding of redundancy according to protection schemes can occur directly at an IP interface or within an interconnect, such as within a packet-based NoC. Designs include SoCs, hardware description language code describing functions within SoCs, and non-transient computer readable media that store such source code.Type: ApplicationFiled: December 29, 2015Publication date: June 29, 2017Applicant: Arteris, Inc.Inventors: Monica Tang, Xavier van Ruymbeke
-
Publication number: 20150341224Abstract: A system and method of defining the topology of a network-on-chip. The IP sockets and their data transfer connectivity are defined. The location of each IP socket is defined. A number of switches are defined so that there is at least one switch within a distance from each IP socket, the distance being less than that over which a signal propagates within one clock cycle period. The switches are coupled by links. Links may comprise pipeline stages, storage buffers, and are characterized by a data width.Type: ApplicationFiled: May 26, 2015Publication date: November 26, 2015Applicant: Arteris, IncInventors: Xavier van Ruymbeke, Monica Tang, Jonah Probell, Aliaksei Chapyzhenka
-
Patent number: 9098658Abstract: A method and NoC design tool is disclosed that automatically maps the paths listed in a timing report and the unit size in an area report to the topology of a NoC and displays the paths and unit sizes in a GUI. The tool can also automatically add pipeline stages, separated by the maximum delay allowed in the timing budget, in order to achieve timing closure in an automated way.Type: GrantFiled: May 21, 2013Date of Patent: August 4, 2015Assignee: Qualcomm Technologies, Inc.Inventors: Daniel Michel, Xavier Van Ruymbeke, Pascal Godet, Xavier Leloup
-
Patent number: 8793644Abstract: A method and NoC design tool is disclosed that automatically maps the paths listed in a timing report and the unit size in an area report to the topology of a NoC and displays the paths and unit sizes in a GUI. The tool can also automatically add pipeline stages, separated by the maximum delay allowed in the timing budget, in order to achieve timing closure in an automated way.Type: GrantFiled: June 1, 2012Date of Patent: July 29, 2014Assignee: Qualcomm Technologies, Inc.Inventors: Daniel Michel, Xavier Van Ruymbeke, Pascal Godet, Xavier Leloup
-
Publication number: 20130268903Abstract: A method and NoC design tool is disclosed that automatically maps the paths listed in a timing report and the unit size in an area report to the topology of a NoC and displays the paths and unit sizes in a GUI. The tool can also automatically add pipeline stages, separated by the maximum delay allowed in the timing budget, in order to achieve timing closure in an automated way.Type: ApplicationFiled: May 21, 2013Publication date: October 10, 2013Inventors: Daniel Michel, Xavier Van Ruymbeke, Pascal Godet, Xavier Leloup
-
Publication number: 20120311512Abstract: A method and NoC design tool is disclosed that automatically maps the paths listed in a timing report and the unit size in an area report to the topology of a NoC and displays the paths and unit sizes in a GUI. The tool can also automatically add pipeline stages, separated by the maximum delay allowed in the timing budget, in order to achieve timing closure in an automated way.Type: ApplicationFiled: June 1, 2012Publication date: December 6, 2012Inventors: Daniel Michel, Xavier Van Ruymbeke, Pascal Godet, Xavier Leloup