Patents by Inventor Xiaobao Wang
Xiaobao Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240127733Abstract: A method, apparatus, device, and storage medium for driving a display screen to display. The method includes: obtaining a current level of brightness adjustment of the display screen; obtaining, under a condition that the current level satisfies a first preset condition, an initial data voltage value and a compensation data voltage value corresponding to the current level, in which the first preset condition includes that a power voltage value corresponding to the current level is different from a power voltage value corresponding to a previous level or a next level directly adjacent to the current level, the current level is a level other than a designated level; and driving the display screen to display based on the initial data voltage value and the compensation data voltage value.Type: ApplicationFiled: December 20, 2023Publication date: April 18, 2024Applicant: Yungu (Gu’an) Technology Co., Ltd.Inventors: Tiegang WANG, Xiaobao ZHANG, Haibin JIANG, Xiuning SHANGGUAN, Guangguang HAN
-
Patent number: 11945015Abstract: A semi-automatic adjustment device for suppressing tension fluctuations during a rolling process of an ultra-thin strip includes a semi-automatic tension regulator, a semi-automatic tuned mass damper of variable stiffness and damping, a coiler, a tension roller and a twenty-high roller system. The semi-automatic tension regulator is disposed between the coiler and the tension roller, the semi-automatic tuned mass damper of variable stiffness and damping is disposed between the tension roller and the twenty-high roller system. The semi-automatic adjustment device can be used to reduce a short-time fluctuation impact of tension during startup and shutdown of a twenty-high roll mill when the twenty-high rolling mill rolls an ultra-thin strip, improve system stability, absorb the continuous micro disturbances generated during the rolling process of the twenty-high roll mill, and achieve flexible and stable adjustment of tension during the rolling process.Type: GrantFiled: October 1, 2023Date of Patent: April 2, 2024Assignee: TAIYUAN UNIVERSITY OF TECHNOLOGYInventors: Zhongkai Ren, Tao Wang, Xiao Liu, Peng Chen, Xiaobao Ma, Yaxing Liu, Qi Zhang
-
Patent number: 11750185Abstract: Examples describe a duty cycle correction circuit for correcting duty cycle distortion from memory. One example is an integrated circuit for correcting an input clock signal. The integrated circuit includes a first leg circuit and a second leg circuit. The first leg circuit and the second leg circuit both comprise a charging circuit and a discharging circuit. Each charging circuit comprises a first plurality of transistors and each discharging circuit comprises a second plurality of transistors. The charging circuit is coupled to the discharging circuit in series. A number of transistors of the first plurality of transistors in the first leg circuit is different from a number of transistors of the first plurality of transistors in the second leg circuit.Type: GrantFiled: September 22, 2021Date of Patent: September 5, 2023Assignee: XILINX, INC.Inventors: Siva Charan Nimmagadda, Xiaobao Wang, Vinit Shah, Sabarathnam Ekambaram, Hari Bilash Dubey
-
Publication number: 20230086781Abstract: Examples describe a duty cycle correction circuit for correcting duty cycle distortion from memory. One example is an integrated circuit for correcting an input clock signal. The integrated circuit includes a first leg circuit and a second leg circuit. The first leg circuit and the second leg circuit both comprise a charging circuit and a discharging circuit. Each charging circuit comprises a first plurality of transistors and each discharging circuit comprises a second plurality of transistors. The charging circuit is coupled to the discharging circuit in series. A number of transistors of the first plurality of transistors in the first leg circuit is different from a number of transistors of the first plurality of transistors in the second leg circuit.Type: ApplicationFiled: September 22, 2021Publication date: March 23, 2023Inventors: Siva Charan NIMMAGADDA, Xiaobao WANG, Vinit SHAH, Sabarathnam EKAMBARAM, Hari Bilash DUBEY
-
Patent number: 11482273Abstract: Examples herein relate to devices that include a strobe tree circuit for capturing data using a memory-sourced strobe. In an example, a device includes a data capture path including first and second flip-flops, and a strobe tree including a comparator and first and second multiplexers. The comparator is configured to output complementary signals on first and second output nodes. First and second selection input nodes of the first multiplexer are connected to the first and second output nodes of the comparator, respectively. First and second selection input nodes of the second multiplexer are connected to the second and first output nodes of the comparator, respectively. The read strobe tree is configured to provide first and second signals output from the first and second multiplexers to first and second nodes, respectively. Clock input nodes of the first and second flip-flops are connected to the first and second nodes, respectively.Type: GrantFiled: November 11, 2020Date of Patent: October 25, 2022Assignee: XILINX, INC.Inventor: Xiaobao Wang
-
Patent number: 10823780Abstract: Examples herein describe techniques for testing a receiver interface on a die. In one embodiment, the die includes tester circuitry which includes a digital to analog convertor (DAC) which outputs an analog test signal to a selector circuit (e.g., a multiplexer) which forwards the analog test signal to a receiver. By varying the analog test signal, the tester circuitry can identify one or more trip points corresponding to the receiver. That is, by monitoring the output of the receiver, a testing application can determine when the output of the receiver switches states thereby indicating that the analog test signal at the input of the receiver corresponds to the trip point of the receiver. In this manner, internal circuitry (e.g., the tester circuitry) can be used to test a receiver interface that may otherwise be inaccessible.Type: GrantFiled: August 24, 2018Date of Patent: November 3, 2020Assignee: XILINX, INC.Inventors: Andrew Tabalujan, Xiaobao Wang, Gubo Huang
-
Patent number: 10756019Abstract: A die-to-die interconnect structure includes an interconnect network including a plurality of metal interconnect layers. The interconnect network is configured to electrically couple a first die and a second die mounted on a top surface of the die-to-die interconnect structure. A first metal interconnect layer of the plurality of metal interconnect layers includes a plurality of ground lines and a plurality of signal lines distributed across the first metal interconnect layer according to a GSSG pattern. In some examples, adjacent signal lines within the first metal interconnect layer are separated by a dielectric region. In some embodiments, a second metal interconnect layer of the plurality of metal interconnect layers is disposed above the first metal interconnect layer and includes a plurality of configurable signal/ground lines. By way of example, each of the plurality of configurable signal/ground lines is disposed over the dielectric region and within the second metal interconnect layer.Type: GrantFiled: November 27, 2018Date of Patent: August 25, 2020Assignee: Xilinx, Inc.Inventors: Shuxian Wu, Xiaobao Wang, Xuemei Xi
-
Patent number: 10656202Abstract: Examples of the present disclosure provide example devices that include an integrated circuit that has debugging capability. In some examples, a device includes an integrated circuit die. The integrated circuit die includes an input/output (IO) base cell and a debug port. The IO base cell has an interface node and a feedback node. The interface node is configured to be coupled to memory, such as via an interposer, for communication therebetween. The IO base cell is configurable to selectively output to the feedback node a signal that is on the interface node. The debug port has an input node and an output node. The input node is electrically connected to the feedback node. The debug port is configurable to selectively output to the output node a signal that is on the input node. The output node is configured to be coupled to a pin exterior to the integrated circuit die.Type: GrantFiled: September 21, 2018Date of Patent: May 19, 2020Assignee: XILINX, INC.Inventors: Sing-Keng Tan, Xiaobao Wang, Andrew Tabalujan, Gubo Huang
-
Patent number: 10659215Abstract: Methods and apparatus relate to a 1-to-2 memory interface deserializer circuit that, in a training mode, independently positions even and odd strobes in respective even and odd data windows. In an illustrative example, the deserializer circuit may receive a data signal that encodes even and odd data streams on the rising (even) and falling (odd) edges of a strobe clock signal. During a training mode, the deserializer circuit may independently determine, for example, an optimal temporal delay for each of the even strobe and the odd strobe. Adjustable delay lines dedicated to each of the even and odd strobe signals may simultaneously detect valid data window edges to permit determination of a desired delay to optimally position the strobe signals. Various embodiments may advantageously reduce jitter associated with asymmetric strobe and/or data signals to achieve a predetermined specification (e.g., timing margins) within the corresponding data windows.Type: GrantFiled: September 19, 2018Date of Patent: May 19, 2020Assignee: XILINX, INC.Inventors: Xiaobao Wang, Arvind R. Bomdica, Balakrishna Jayadev, Richard W. Swanson
-
Patent number: 10530324Abstract: Examples herein describe a die that includes a testing system (e.g., testing circuitry) for measuring the actual resistance of on-die resistors. When testing the die, an I/O element (e.g., a solder bump) can be used to sweep a voltage across the on-die resistor. The testing system identifies when the voltage across the on-die resistor reaches a predefined reference voltage and measures the corresponding current. Using the measured current and the reference voltage, the testing system can identify the actual resistance of the on-die resistor. In one embodiment, the on-die resistor is tunable such if the on-die resistor has a divergent value, the die can adjust its resistance value to the desired value.Type: GrantFiled: August 21, 2018Date of Patent: January 7, 2020Assignee: XILINX, INC.Inventors: Gubo Huang, Xiaobao Wang, Andrew Tabalujan, Sing-Keng Tan
-
Publication number: 20190095059Abstract: A method and device for processing an application icon and an electronic device are provided. The method for processing an application icon includes: displaying an application icon management interface, the application icon management interface including multiple created desktop screens and a desktop screen creation control element; receiving information associated with operation of the desktop screen creation control element, and creating a target desktop screen, the target desktop screen being arranged following the last desktop screen displayed on the application icon management interface; and copying an icon shortcut associated with a target application to the target desktop screen.Type: ApplicationFiled: November 2, 2018Publication date: March 28, 2019Applicant: BEIJING KINGSOFT INTERNET SECURITY SOFTWARE CO., LTD.Inventor: Xiaobao Wang
-
Patent number: 10063232Abstract: A transmitter includes: a driver circuit having a pull-up circuit, and a pull-down circuit, coupled to an output pad; a digitally controlled impedance (DCI) calibration circuit having a first reference driver, a second reference driver, and a reference resistor, the DCI calibration circuit configured to: generate a value for a first code by calibrating a first impedance in the first reference driver against the reference resistor; generate a value for a second code by calibrating a second impedance in the second reference driver against the first impedance; and adjust the value of the first code to match the first impedance with the second impedance; and a pre-driver circuit configured to supply the first code and the second code to the driver circuit for adjusting output impedance of the pull-up circuit and the pull-down circuit.Type: GrantFiled: September 13, 2017Date of Patent: August 28, 2018Assignee: XILINX, INC.Inventors: Sing-Keng Tan, Xiaobao Wang
-
Patent number: 10003336Abstract: A pull-up leg of disclosed circuitry includes a pull-up pre-driver and a pull-up driver coupled to the pull-up pre-driver. A pull-down leg includes a pull-down pre-driver and a pull-down driver coupled to the pull-down pre-driver. An input/output pad is coupled between the pull-up driver and pull-down driver. A driver-and-termination control circuit is coupled to receive a tristate control signal, a termination control signal, and an input data signal. The driver-and-termination control circuit selects a drive mode, tristate mode, or termination mode in response to the tristate control signal and the termination control signal. The driver-and-termination control circuit drives a first data signal to the pull-up driver and drives a second data signal to the pull-down driver. The first and second data signals have equal logic states in the drive mode and have opposite logic states in the tristate and termination modes.Type: GrantFiled: March 14, 2017Date of Patent: June 19, 2018Assignee: XILINX, INC.Inventors: Xiaobao Wang, VSS Prasad Babu Akurathi, Sasi Rama S. Lanka
-
Patent number: 9711189Abstract: A buffer circuit with an adjustable reference voltage is presented. The buffer circuit with adjustable reference voltage has an input buffer circuit that is connected to a data input and a reference voltage. The output of the input buffer circuit is connected an eye monitor circuit that generates a transition signal based on a number of transitions of an output of the input buffer circuit. The output from the eye monitor circuit is that processed by a calibration control circuit that transmits a selection signal to a multiplexer. The multiplexer selects a level of the reference voltage based on the selection signal from the calibration control circuit.Type: GrantFiled: August 12, 2011Date of Patent: July 18, 2017Assignee: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Xiaobao Wang, Yan Chong, Joseph Huang, Khai Nguyen, Pradeep Nagarajan
-
Patent number: 9628082Abstract: An apparatus includes a plurality of adjustable driver circuits having output nodes coupled to a signal line. Each adjustable driver circuit is configured to drive the signal line with a portion of a total drive strength indicated by a value of a binary control signal. The apparatus also includes a delay circuit configured to delay the binary control signal provided to each adjustable driver circuit by a respective time period unique to the adjustable driver circuit.Type: GrantFiled: July 1, 2014Date of Patent: April 18, 2017Assignee: XILINX, INC.Inventors: David S. Smith, Xiaobao Wang, Arvind R. Bomdica, Balakrishna Jayadev
-
Patent number: 9621112Abstract: A sense amplifier measures a state of a memory cell coupled to a sense node. The sense amplifier receives a control signal to enable the sense amplifier. The sense amplifier generates a voltage based on an amplifier current that is based on a sense current flowing through the sense node. The sense amplifier generates a feedback current based on the voltage to compensate variations of the sense current. The sense amplifier receives a reference control signal to enable a reference circuit to generate a reference current. The sense amplifier provides an output based on a result of comparing the sense current with the reference current, the output representing the state of the memory cell.Type: GrantFiled: September 12, 2016Date of Patent: April 11, 2017Assignee: Atmel CorporationInventors: Lorenzo Bedarida, Emmanuel Racape, Xiaobao Wang, Sheng Huang
-
Publication number: 20160380596Abstract: A sense amplifier measures a state of a memory cell coupled to a sense node. The sense amplifier receives a control signal to enable the sense amplifier. The sense amplifier generates a voltage based on an amplifier current that is based on a sense current flowing through the sense node. The sense amplifier generates a feedback current based on the voltage to compensate variations of the sense current. The sense amplifier receives a reference control signal to enable a reference circuit to generate a reference current. The sense amplifier provides an output based on a result of comparing the sense current with the reference current, the output representing the state of the memory cell.Type: ApplicationFiled: September 12, 2016Publication date: December 29, 2016Inventors: Lorenzo Bedarida, Emmanuel Racape, Xiaobao Wang, Sheng Huang
-
Patent number: 9500700Abstract: An integrated circuit enabling the communication of data is described. The integrated circuit comprises an input/output port; a plurality of data converter circuits; and programmable interconnect circuits coupled between the input/output port and the plurality of data converter circuits, the programmable interconnect circuits enabling a connection of the plurality of data converter circuits to the input/output port of the integrated circuit. A method of enabling the communication of data in an integrated circuit is also described.Type: GrantFiled: November 15, 2013Date of Patent: November 22, 2016Assignee: XILINX, INC.Inventors: Xiaobao Wang, Burton M. Leary, Amitava Majumdar, Arvind R. Bomdica
-
Patent number: 9444408Abstract: A sense amplifier measures a state of a memory cell coupled to a sense node. The sense amplifier receives a control signal to enable the sense amplifier. The sense amplifier generates a voltage based on an amplifier current that is based on a sense current flowing through the sense node. The sense amplifier generates a feedback current based on the voltage to compensate variations of the sense current. The sense amplifier receives a reference control signal to enable a reference circuit to generate a reference current. The sense amplifier provides an output based on a result of comparing the sense current with the reference current, the output representing the state of the memory cell.Type: GrantFiled: September 30, 2013Date of Patent: September 13, 2016Assignee: Atmel CorporationInventors: Lorenzo Bedarida, Emmanuel Racape, Xiaobao Wang, Sheng Huang
-
Publication number: 20160204746Abstract: A sense amplifier measures a state of a memory cell coupled to a sense node. The sense amplifier receives a control signal to enable the sense amplifier. The sense amplifier generates a voltage based on an amplifier current that is based on a sense current flowing through the sense node. The sense amplifier generates a feedback current based on the voltage to compensate variations of the sense current. The sense amplifier receives a reference control signal to enable a reference circuit to generate a reference current. The sense amplifier provides an output based on a result of comparing the sense current with the reference current, the output representing the state of the memory cell.Type: ApplicationFiled: September 30, 2013Publication date: July 14, 2016Inventors: Lorenzo BEDARIDA, Emmanuel RACAPE, Xiaobao WANG, Sheng HUANG