Patents by Inventor Xiaoyan XIANG
Xiaoyan XIANG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240086323Abstract: A storage management apparatus, a storage management method, a processor, and a computer system are disclosed. The storage management apparatus includes a translation look-aside buffer, configured to store a plurality of cache entries, wherein the plurality of cache entries comprises a first plurality of level 1 cache entries and a second plurality of level 2 cache entries, wherein the first plurality of level 1 cache entries is less than or equal to the second plurality of level 2 cache entries, and each of the first plurality of level 1 cache entries is different from each of the second plurality of level 2 cache entries; and an address translation unit adapted to translate, based on at least one of the first plurality of level 1 cache entries and the second plurality of level 2 cache entries, a virtual address specified by a translation request into a corresponding translated address.Type: ApplicationFiled: November 13, 2023Publication date: March 14, 2024Inventors: Ziyi HAO, Chen CHEN, Xiaoyan XIANG, Feng ZHU
-
Patent number: 11836079Abstract: A storage management apparatus, a storage management method, a processor, and a computer system are disclosed. The storage management apparatus includes: at least one translation look-aside buffer, configured to store a plurality of cache entries, where the plurality of cache entries include a plurality of level 1 cache entries and a plurality of level 2 cache entries; and an address translation unit, coupled to the at least one translation look-aside buffer, and adapted to translate, based on one of the plurality of level 1 cache entries, a virtual address specified by a translation request into a corresponding translated address, or when the translation request does not hit any one of the plurality of level 1 cache entries, translate, based on one of the plurality of level 2 cache entries, a virtual address specified by the translation request into a corresponding translated address.Type: GrantFiled: September 15, 2020Date of Patent: December 5, 2023Assignee: Alibaba Group Holding LimitedInventors: Ziyi Hao, Chen Chen, Xiaoyan Xiang, Feng Zhu
-
Patent number: 11593115Abstract: The present disclosure discloses an instruction execution device, a processor including the instruction execution device, a system on chip, and a method for executing a data storage instruction in the processor. The method includes: splitting the data storage instruction into a first split instruction and a second split instruction, wherein the first split instruction is associated with an address operand of the data storage instruction, and the second split instruction is associated with a data operand of the data storage instruction; executing the first split instruction to determine a data storage address corresponding to the address operand; executing the second split instruction to acquire data content corresponding to the data operand; and storing the acquired data content to the determined data storage address in a data storage region. The present disclosure further discloses a corresponding instruction execution device, a processor including the execution device and a system on chip.Type: GrantFiled: March 20, 2020Date of Patent: February 28, 2023Assignee: Alibaba Group Holding LimitedInventors: Yimin Lu, Xiaoyan Xiang
-
Patent number: 11487680Abstract: An apparatus and a method are disclosed. In the apparatus, a memory management unit includes: a first cache unit, adapted to store a plurality of first source operands and one first write address; a second cache unit, adapted to store at least one pair of a second source operand and a second destination address; a write cache module, adapted to discriminate between destination addresses of a plurality of store instructions, so as to store, in the first cache unit, a plurality of source operands corresponding to consecutive destination addresses, and to store, in the second cache unit, non-consecutive destination addresses and source operands corresponding to the non-consecutive destination addresses, where the first write address is an initial address of the consecutive destination addresses; and a bus transmission module, adapted to transmit the plurality of first source operands and the first write address in the first cache unit to a memory through a bus in a write burst transmission mode.Type: GrantFiled: September 10, 2020Date of Patent: November 1, 2022Assignee: ALIBABA GROUP HOLDING LIMITEDInventors: Xiaoyan Xiang, Yimin Lu, Chaojun Zhao
-
Patent number: 11474951Abstract: The present invention discloses a memory management unit, an address translation method, and a processor. The memory management unit includes: a translation lookaside buffer adapted to store a plurality of translation entries, where each translation entry includes a size flag bit, a virtual address tag, and a physical address tag, the virtual address tag represents a virtual page, the physical address tag represents a physical page corresponding to the virtual pane, and the size flag bit represents a page size of the virtual page; and a translation processing unit adapted to look up a translation entry whose virtual address tag matches a to-be-translated virtual address in the plurality of translation entries based on the page size represented by the size flag bit of the translation entry, and translate the virtual address into a physical address based on the matching translation entry.Type: GrantFiled: September 16, 2020Date of Patent: October 18, 2022Assignee: Alibaba Group Holding LimitedInventors: Ziyi Hao, Xiaoyan Xiang, Feng Zhu
-
Patent number: 11436146Abstract: A storage control apparatus, a storage control method, a processing apparatus, and a computer system are disclosed. The storage control apparatus includes: an address detection unit, adapted to detect whether any jump of physical addresses to which sequentially arriving write access requests are mapped occurs; and a logic control unit, adapted to use a no-write allocate policy if a cache is not hit and no jump of the physical addresses to which the plurality of sequentially arriving write access requests are mapped occurs, where in the no-write allocate policy, if a quantity of continuous jumps of the physical addresses to which the plurality of sequentially arriving write access requests are mapped is less than a preset quantity, the logic control unit keeps using the no-write allocate policy, where the preset quantity is greater than 1.Type: GrantFiled: July 24, 2020Date of Patent: September 6, 2022Assignee: Alibaba Group Holding LimitedInventors: Yimin Lu, Xiaoyan Xiang, Taotao Zhu, Chaojun Zhao
-
Patent number: 11354256Abstract: The present invention discloses a multi-core interconnection bus, including a request transceiver module adapted to receive a data request from a processor core, and forward the data request to a snoop and caching module through a request execution module, where the data request includes a request address; the snoop and caching module adapted to look up cache data validity information of the request address, acquire data from a shared cache, and sequentially return the cache data validity information and the data acquired from the shared cache to the request execution module; and the request execution module adapted to determine, based on the cache data validity information, a target processor core whose local cache stores valid data, forward the data request to the target processor core, and receive returned data; and determine response data from the data returned by the target processor core and that returned by the snoop and caching module, and return, through the request transceiver module, the response dType: GrantFiled: September 15, 2020Date of Patent: June 7, 2022Assignee: Alibaba Group Holding LimitedInventors: Xiaoyan Xiang, Taotao Zhu
-
Patent number: 11275707Abstract: The present invention discloses a multi-core processor and an inter-core data forwarding method. The multi-core processor includes a plurality of processor cores and a multi-core interconnection bus.Type: GrantFiled: September 4, 2020Date of Patent: March 15, 2022Assignee: Alibaba Group Holding LimitedInventors: Xiaoyan Xiang, Taotao Zhu, Feng Zhu
-
Patent number: 11182318Abstract: Embodiments of the present disclosure provide an interrupt controller in a processor, comprising: an interrupt sampling circuitry configured to receive one or more interrupts from one or more interrupt sources that are communicatively coupled to the interrupt controller; and an arbitration circuitry configured to select a to-be-responded interrupt from the received one or more interrupts, the arbitration circuitry comprising: a selection circuitry configured to select from the one or more interrupts a highest-priority interrupt that has a highest priority among the one or more interrupts; and a threshold comparison circuitry communicatively coupled to the selection circuitry, the threshold comparison circuitry configured to compare the priority of the highest-priority interrupt with a preset priority threshold, wherein the arbitration circuitry is configured to select the highest-priority interrupt as the to-be-responded interrupt in response to the threshold comparison circuitry determining that the priorityType: GrantFiled: March 24, 2020Date of Patent: November 23, 2021Assignee: Alibaba Group Holding LimitedInventors: Chaojun Zhao, Xiaoyan Xiang, Chen Chen, Taotao Zhu
-
Publication number: 20210097009Abstract: An apparatus and a method are disclosed. In the apparatus, a memory management unit includes: a first cache unit, adapted to store a plurality of first source operands and one first write address; a second cache unit, adapted to store at least one pair of a second source operand and a second destination address; a write cache module, adapted to discriminate between destination addresses of a plurality of store instructions, so as to store, in the first cache unit, a plurality of source operands corresponding to consecutive destination addresses, and to store, in the second cache unit, non-consecutive destination addresses and source operands corresponding to the non-consecutive destination addresses, where the first write address is an initial address of the consecutive destination addresses; and a bus transmission module, adapted to transmit the plurality of first source operands and the first write address in the first cache unit to a memory through a bus in a write burst transmission mode.Type: ApplicationFiled: September 10, 2020Publication date: April 1, 2021Inventors: Xiaoyan XIANG, Yimin LU, Chaojun ZHAO
-
Publication number: 20210089451Abstract: A storage management apparatus, a storage management method, a processor, and a computer system are disclosed. The storage management apparatus includes: at least one translation look-aside buffer, configured to store a plurality of cache entries, where the plurality of cache entries include a plurality of level 1 cache entries and a plurality of level 2 cache entries; and an address translation unit, coupled to the at least one translation look-aside buffer, and adapted to translate, based on one of the plurality of level 1 cache entries, a virtual address specified by a translation request into a corresponding translated address, or when the translation request does not hit any one of the plurality of level 1 cache entries, translate, based on one of the plurality of level 2 cache entries, a virtual address specified by the translation request into a corresponding translated address.Type: ApplicationFiled: September 15, 2020Publication date: March 25, 2021Inventors: Ziyi HAO, Chen CHEN, Xiaoyan XIANG, Feng ZHU
-
Publication number: 20210089469Abstract: A processor core, a processor, an apparatus, and a method are disclosed. The processor core is coupled to a translation lookaside buffer and a first memory. The processor core further includes a memory processing module that includes: an instruction processing unit, adapted to identify a virtual memory operation instruction and send the virtual memory operation instruction to a bus request transceiver module; the bus request transceiver module, adapted to send the virtual memory operation instruction to an external interconnection unit; a forwarding request transceiver unit, adapted to receive the virtual memory operation instruction broadcast by the interconnection unit and send the virtual memory operation instruction to the virtual memory operation unit; and the virtual memory operation unit, adapted to perform a virtual memory operation according to the virtual memory operation instruction. An initiation core sends the virtual memory operation instruction to the interconnection unit.Type: ApplicationFiled: July 24, 2020Publication date: March 25, 2021Inventors: Taotao ZHU, Yimin LU, Xiaoyan XIANG, Chen CHEN
-
Publication number: 20210089470Abstract: A storage management apparatus, a storage management method, a processor, and a computer system are disclosed. The storage management apparatus includes: a translation look-aside buffer configured to store a plurality of cache entries; an address translation unit configured to translate a virtual address specified by a translation request to a corresponding translation address based on one of the plurality of cache entries; and a control unit coupled to at least one translation look-aside buffer and configured to expand an address range mapped to the selected cache entry. According to embodiments of this disclosure, a translatable address range of the translation look-aside buffer can be expanded, a hit rate of the translation look-aside buffer can be increased, and an execution time of address translation can be reduced, thereby improving performance of the processor and the system.Type: ApplicationFiled: September 16, 2020Publication date: March 25, 2021Inventors: Ziyi HAO, Xiaoyan XIANG, Feng ZHU
-
Publication number: 20210089487Abstract: The present invention discloses a multi-core processor and an inter-core data forwarding method. The multi-core processor includes a plurality of processor cores and a multi-core interconnection bus.Type: ApplicationFiled: September 4, 2020Publication date: March 25, 2021Inventors: Xiaoyan XIANG, Taotao ZHU, Feng ZHU
-
Publication number: 20210089479Abstract: The present invention discloses a multi-core interconnection bus, including a request transceiver module adapted to receive a data request from a processor core, and forward the data request to a snoop and caching module through a request execution module, where the data request includes a request address; the snoop and caching module adapted to look up cache data validity information of the request address, acquire data from a shared cache, and sequentially return the cache data validity information and the data acquired from the shared cache to the request execution module; and the request execution module adapted to determine, based on the cache data validity information, a target processor core whose local cache stores valid data, forward the data request to the target processor core, and receive returned data; and determine response data from the data returned by the target processor core and that returned by the snoop and caching module, and return, through the request transceiver module, the response dType: ApplicationFiled: September 15, 2020Publication date: March 25, 2021Inventors: Xiaoyan XIANG, Taotao ZHU
-
Publication number: 20210089305Abstract: Embodiments of the present disclosure provide methods and apparatuses for an instruction executing method. The method can include: receiving an address-unaligned data load instruction, the data load instruction instructing to read target data from a memory; acquiring a first part of data of the target data from a buffer; acquiring a second part of data of the target data from the memory; and merging the first part of data and the second part of data to obtain the target data.Type: ApplicationFiled: September 22, 2020Publication date: March 25, 2021Inventors: Yimin LU, Xiaoyan Xiang
-
Publication number: 20210089459Abstract: A storage control apparatus, a storage control method, a processing apparatus, and a computer system are disclosed. The storage control apparatus includes: an address detection unit, adapted to detect whether any jump of physical addresses to which sequentially arriving write access requests are mapped occurs; and a logic control unit, adapted to use a no-write allocate policy if a cache is not hit and no jump of the physical addresses to which the plurality of sequentially arriving write access requests are mapped occurs, where in the no-write allocate policy, if a quantity of continuous jumps of the physical addresses to which the plurality of sequentially arriving write access requests are mapped is less than a preset quantity, the logic control unit keeps using the no-write allocate policy, where the preset quantity is greater than 1.Type: ApplicationFiled: July 24, 2020Publication date: March 25, 2021Inventors: Yimin LU, Xiaoyan XIANG, Taotao ZHU, Chaojun ZHAO
-
Publication number: 20210089468Abstract: The present invention discloses a memory management unit, an address translation method, and a processor.Type: ApplicationFiled: September 16, 2020Publication date: March 25, 2021Inventors: Ziyi HAO, Xiaoyan XIANG, Feng ZHU
-
Publication number: 20200311000Abstract: Embodiments of the present disclosure provide an interrupt controller in a processor, comprising: an interrupt sampling circuitry configured to receive one or more interrupts from one or more interrupt sources that are communicatively coupled to the interrupt controller; and an arbitration circuitry configured to select a to-be-responded interrupt from the received one or more interrupts, the arbitration circuitry comprising: a selection circuitry configured to select from the one or more interrupts a highest-priority interrupt that has a highest priority among the one or more interrupts; and a threshold comparison circuitry communicatively coupled to the selection circuitry, the threshold comparison circuitry configured to compare the priority of the highest-priority interrupt with a preset priority threshold, wherein the arbitration circuitry is configured to select the highest-priority interrupt as the to-be-responded interrupt in response to the threshold comparison circuitry determining that the priorityType: ApplicationFiled: March 24, 2020Publication date: October 1, 2020Inventors: Chaojun ZHAO, Xiaoyan XIANG, Chen CHEN, Taotao ZHU
-
Publication number: 20200310816Abstract: The present disclosure discloses an instruction execution device, a processor including the instruction execution device, a system on chip, and a method for executing a data storage instruction in the processor. The method includes: splitting the data storage instruction into a first split instruction and a second split instruction, wherein the first split instruction is associated with an address operand of the data storage instruction, and the second split instruction is associated with a data operand of the data storage instruction; executing the first split instruction to determine a data storage address corresponding to the address operand; executing the second split instruction to acquire data content corresponding to the data operand; and storing the acquired data content to the determined data storage address in a data storage region. The present disclosure further discloses a corresponding instruction execution device, a processor including the execution device and a system on chip.Type: ApplicationFiled: March 20, 2020Publication date: October 1, 2020Inventors: Yimin LU, Xiaoyan XIANG