Patents by Inventor Xifei BAO
Xifei BAO has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11889677Abstract: A method for forming capacitor holes is provided. By forming a first material layer and a second material layer which are thinner and are different in materials on a supporting layer as an over-etching depth adjusting layer, when etching holes are formed in a hard mask layer and the hard mask layer is over-etched, a certain over-etching depth may be formed in the second material layer, and the etching holes terminate in the first material layer, so that the etching depth of the etching holes can be corrected and adjusted. Accordingly, the etching holes formed after the hard mask layer is over-etched can have the same depth or have a small depth difference. Therefore, time points at which the plurality of capacitors holes formed expose the corresponding connecting pads are substantially the same or differ very little, improving the performance of the DRAM.Type: GrantFiled: November 18, 2021Date of Patent: January 30, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xifei Bao, Jinguo Fang
-
Patent number: 11869805Abstract: A method for preparing method semiconductor device includes: providing a wafer on which a semiconductor structure is formed; forming a stacked film layer structure on a side of the semiconductor structure away from the wafer, a film layer in the stacked film layer structure farthest from the semiconductor structure being a first film layer; reducing a thickness of the first film layer so that the thickness of the first film layer at where orthographic projection of the first film layer on the wafer locates at an edge of the wafer is less than the thickness of the first film layer at where orthographic projection of the first film layer on the wafer locates in middle of the wafer; and patterning the stacked film layer structure to form through holes which communicate to the semiconductor structure.Type: GrantFiled: August 24, 2021Date of Patent: January 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xifei Bao, Fang Rong
-
Patent number: 11862513Abstract: A manufacturing method of a semiconductor structure includes the following steps. A substrate is provided. A barrier layer is formed on the substrate. A sacrificial layer is formed on the barrier layer. An opening pattern is formed over the sacrificial layer by utilizing a photolithography process. The sacrificial layer is etched according to the opening pattern to form first trenches by using the barrier layer as an etch stop layer. A medium layer material is filled in the first trenches. The sacrificial layer is etched to form second trenches by using the barrier layer as the etch stop layer. A hard mask layer material is filled in the second trenches. The medium layer material is etched to form a hard mask layer by using the barrier layer as the etch stop layer.Type: GrantFiled: September 30, 2021Date of Patent: January 2, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Xifei Bao
-
Patent number: 11855131Abstract: A preparation method of a semiconductor structure includes: providing a substrate, and forming a groove on the substrate by etching; forming a first dielectric layer on a side wall of the groove; forming a first electrode on the bottom of the groove and on an inner surface of the first dielectric layer; forming a second dielectric layer on a surface of the first electrode; and forming a second electrode on a surface of the second dielectric layer.Type: GrantFiled: August 30, 2021Date of Patent: December 26, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xifei Bao, Yaoyao Chu
-
Publication number: 20230014007Abstract: The present disclosure provides a method of manufacturing a semiconductor structure and a semiconductor device etching equipment. The semiconductor structure manufacturing method includes: providing a semiconductor structure to be processed, putting the semiconductor structure to be processed in a processing chamber, wherein the semiconductor structure to be processed includes a substrate and target structures to be processed located on the substrate, and sidewalls of the target structures to be processed are covered with bromine-containing polymer layers; removing the bromine-containing polymer layers, and forming a semiconductor structure; and removing products resulting from a process of removing the bromine-containing polymer layers from the processing chamber.Type: ApplicationFiled: October 21, 2021Publication date: January 19, 2023Inventors: Xifei BAO, Liutao ZHOU
-
Publication number: 20220302117Abstract: The present disclosure provides a manufacturing method of a semiconductor device, including: providing a substrate; forming a film stack structure on the substrate, a top of the film stack structure being a cover layer; forming a mask structure on the cover layer, the mask structure including a mask layer and a pattern transfer layer sequentially stacked from top to bottom; performing a first etching on the mask structure to form first blind holes, the first blind holes running through the mask structure and terminating in the cover layer; and performing a second etching on the mask structure, and removing the mask layer, to flatten a top surface of the pattern transfer layer and trim bottoms of the first blind holes.Type: ApplicationFiled: March 3, 2022Publication date: September 22, 2022Inventors: Runsheng SHEN, Xifei BAO, Changli Zhu
-
Publication number: 20220077157Abstract: A method for forming capacitor holes is provided. By forming a first material layer and a second material layer which are thinner and are different in materials on a supporting layer as an over-etching depth adjusting layer, when etching holes are formed in a hard mask layer and the hard mask layer is over-etched, a certain over-etching depth may be formed in the second material layer, and the etching holes terminate in the first material layer, so that the etching depth of the etching holes can be corrected and adjusted. Accordingly, the etching holes formed after the hard mask layer is over-etched can have the same depth or have a small depth difference. Therefore, time points at which the plurality of capacitors holes formed expose the corresponding connecting pads are substantially the same or differ very little, improving the performance of the DRAM.Type: ApplicationFiled: November 18, 2021Publication date: March 10, 2022Inventors: Xifei BAO, Jinguo FANG
-
Publication number: 20220076969Abstract: The present application relates to a semiconductor equipment regulation method, including: providing a simulated wafer; placing the simulated wafer in an etching chamber, and conditioning a temperature in the chamber by using a temperature control device while the simulated wafer is etched by using an etching gas; during the etching process, forming a polymer layer on a surface of each etch hole; acquiring a thickness distribution map of the polymer layer in the entire simulated wafer; comparing the acquired thickness distribution map with a target thickness distribution map; and adjusting a temperature control effect through using the temperature control device on each region of the simulated wafer according to a result of the comparison, so as to adjust thickness uniformity of the polymer layer in the entire wafer.Type: ApplicationFiled: November 18, 2021Publication date: March 10, 2022Inventors: Xifei BAO, Runsheng Shen
-
Publication number: 20220076994Abstract: A method for preparing method semiconductor device includes: providing a wafer on which a semiconductor structure is formed; forming a stacked film layer structure on a side of the semiconductor structure away from the wafer, a film layer in the stacked film layer structure farthest from the semiconductor structure being a first film layer; reducing a thickness of the first film layer so that the thickness of the first film layer at where orthographic projection of the first film layer on the wafer locates at an edge of the wafer is less than the thickness of the first film layer at where orthographic projection of the first film layer on the wafer locates in middle of the wafer; and patterning the stacked film layer structure to form through holes which communicate to the semiconductor structure.Type: ApplicationFiled: August 24, 2021Publication date: March 10, 2022Inventors: Xifei Bao, Fang Rong
-
Publication number: 20220020630Abstract: A manufacturing method of a semiconductor structure includes the following steps. A substrate is provided. A barrier layer is formed on the substrate. A sacrificial layer is formed on the barrier layer. An opening pattern is formed over the sacrificial layer by utilizing a photolithography process. The sacrificial layer is etched according to the opening pattern to form first trenches by using the barrier layer as an etch stop layer. A medium layer material is filled in the first trenches. The sacrificial layer is etched to form second trenches by using the barrier layer as the etch stop layer. A hard mask layer material is filled in the second trenches. The medium layer material is etched to form a hard mask layer by using the barrier layer as the etch stop layer.Type: ApplicationFiled: September 30, 2021Publication date: January 20, 2022Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Xifei BAO
-
Publication number: 20210391415Abstract: A preparation method of a semiconductor structure includes: providing a substrate, and forming a groove on the substrate by etching; forming a first dielectric layer on a side wall of the groove; forming a first electrode on the bottom of the groove and on an inner surface of the first dielectric layer; forming a second dielectric layer on a surface of the first electrode; and forming a second electrode on a surface of the second dielectric layer.Type: ApplicationFiled: August 30, 2021Publication date: December 16, 2021Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xifei BAO, Yaoyao CHU