Patents by Inventor Xingdong Dai
Xingdong Dai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230379592Abstract: A system for relaying communication for a PHY/data link level communication protocol may include a first device having a first and second transceiver, the first transceiver having a first protocol controller configured to detect a first bus condition and second transceiver having a second protocol controller configured to detect a second bus condition and a switching matrix coupled to the first and second transceiver and configured to operate in a relaying mode to enable: the first protocol controller to control a physical layer of the second transceiver and enables the second protocol controller to control a physical layer of the first transceiver, a physical layer of a first transmitter of the first transceiver to receive an output of a second receiver of the second transceiver, and the physical layer of a second transmitter of the second transceiver to receive an output of a first receiver of the first transceiver.Type: ApplicationFiled: May 17, 2023Publication date: November 23, 2023Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Wai-Shun SHUM, Amar VELLANKI, Jeffrey SKARZYNSKI, Gautham S. SIVASANKAR, Xingdong DAI, Venugopal CHOUKINISHI, Xiaofan FEI, Xin ZHAO
-
Patent number: 8717067Abstract: Methods and apparatus are provided for counter-based digital frequency lock detection. A counter-based digital frequency lock detector in accordance with the present invention comprises a reference counter clocked by a reference clock and a target counter clocked by a target clock. The target counter is n bits and n is less than a number of bits of the reference counter. A frequency offset violation of the target clock is detected by comparing a value of the target counter to an n bit counter.Type: GrantFiled: February 28, 2005Date of Patent: May 6, 2014Assignee: Agere Systems LLCInventor: Xingdong Dai
-
Patent number: 8699550Abstract: In order to compensate for phase offset between different sets of circuitry having different synchronous clock domains, transmit (TX) circuitry of one domain is configured to transmit a pattern signal (e.g., a pseudo random bit sequence) to receive (RX) circuitry of the other domain. The RX circuitry cycles through a number of different phase-shifted RX clock signals to determine which selected clock signals result in valid RX pattern signals. The RX circuitry is then able to select one of the phase-shifted clock signals for use in normal processing of an RX data signal received from the TX circuitry.Type: GrantFiled: March 21, 2012Date of Patent: April 15, 2014Assignee: LSI CorporationInventors: Yasser Ahmed, Xingdong Dai
-
Patent number: 8687743Abstract: Methods and apparatus are provided for detecting and decoding adaptive equalization training frames (having a frame marker comprised of a string of binary ones and binary zeroes). Training frames are detected by shifting the received data; inserting at least one binary value at one end of the shifted received data to generate a modified version of the received data; applying a logic function to the received data and the modified version of the received data that identifies when corresponding bit positions have different values; and detecting the frame marker when an output of the logic function has a first binary value in an approximate middle of a string of a second binary value. The training frames are decoded using a distance between the approximate center of the frame marker and a predefined binary value in an output of the logic function.Type: GrantFiled: February 14, 2013Date of Patent: April 1, 2014Assignee: Agere Systems LLCInventors: Yasser Ahmed, Xingdong Dai, Mohammad S. Mobin, Lane A. Smith
-
Publication number: 20140025350Abstract: Operations of an electronic device are simulated by generating and executing a bit-accurate model of the device using an input signal having at least one transition that corresponds to a step input having a pre-transition value (e.g., 0 for a positive transition) for a specified duration before the transition and a post-transition value (e.g., 1 for a positive transition) for a specified duration after the transition. The corresponding step-response results are differentiated with respect to time to generate impulse-response results for the device. The impulse-response results are converted into the frequency domain to determine frequency-domain characteristics of the device that are used to generate a statistical model of the device, which can be executed to simulate all operations of the device, include low bit-error-rate (BER) simulations that would take too long to simulate using the bit-accurate model.Type: ApplicationFiled: July 20, 2012Publication date: January 23, 2014Applicant: LSI CORPORATIONInventors: Xingdong Dai, Yasser Ahmed
-
Patent number: 8611406Abstract: Communication system optimization using a soft receiver masking technique is disclosed. For example, a method for testing a communication device comprises obtaining a software representation of a receiver portion of a given communication device. A data signal received from a transmitter through a given link channel is then processed, wherein the processing step is performed using the software representation of the receiver portion of the communication device. An output signal is caused to be generated by the software representation of the receiver portion. An eye mask test is then applied to the output signal. Based on a result of the eye mask test, one or more parameters of the transmitter may be adjusted.Type: GrantFiled: June 30, 2009Date of Patent: December 17, 2013Assignee: LSI CorporationInventors: Xingdong Dai, Max J. Olsen, Scott A. Werner, Geoffrey Zhang
-
Patent number: 8559580Abstract: Techniques are disclosed for asynchronous calibration for eye diagram generation. For example, a method for calibrating a process for generating a data eye associated with a received signal comprises the following steps. Samples of the received signal are obtained for a first unit interval using a first data latch and a roaming latch. A delay offset is determined between the first data latch and the roaming latch by comparing at least one sample obtained using the first data latch and at least one sample obtained using the roaming latch, wherein the delay offset determined by the comparison is used to calibrate the process for generating the data eye associated with the received signal. A similar comparison may be done for a second data latch and used to calibrate the process. The method is able to find the accurate position of each data latch with respect to the roaming latch so as to improve the accuracy of data decoding in a digital receiver, i.e., provide receiver optimization.Type: GrantFiled: June 30, 2009Date of Patent: October 15, 2013Assignee: LSI CorporationInventors: Xingdong Dai, Dwight David Daugherty, Max J. Olsen, Lane A. Smith, Geoffrey Zhang
-
Publication number: 20130251007Abstract: In order to compensate for phase offset between different sets of circuitry having different synchronous clock domains, transmit (TX) circuitry of one domain is configured to transmit a pattern signal (e.g., a pseudo random bit sequence) to receive (RX) circuitry of the other domain. The RX circuitry cycles through a number of different phase-shifted RX clock signals to determine which selected clock signals result in valid RX pattern signals. The RX circuitry is then able to select one of the phase-shifted clock signals for use in normal processing of an RX data signal received from the TX circuitry.Type: ApplicationFiled: March 21, 2012Publication date: September 26, 2013Applicant: LSI CORPORATIONInventors: Yasser Ahmed, Xingdong Dai
-
Patent number: 8514925Abstract: Methods and apparatus are provided for joint adaptation of filter values in two communicating devices, such as a link partner and a link device. The disclosed joint adaptation process initially adapts the filter coefficient values in a first of the two communicating devices until a predefined stopping criteria is satisfied. Thereafter, the filter coefficient values in a second of the two communicating devices are adapted once the predefined stopping criteria for the first communicating device is satisfied. The filter coefficient values can comprise coefficient values of a multi-tap filter. The predefined stopping criteria may determine, for example, whether the first of the two communicating devices is overequalized. The filter coefficient values can be determined by including a contribution of only certain cursor tap values of the channel impulse response.Type: GrantFiled: July 23, 2008Date of Patent: August 20, 2013Assignee: Agere Systems LLCInventors: Xingdong Dai, Dwight D. Daugherty, Max J. Olsen, Geoffrey Zhang
-
Patent number: 8428195Abstract: Methods and apparatus are provided for detecting and decoding adaptive equalization training frames (having a frame marker comprised of a string of binary ones and binary zeroes). Training frames are detected by shifting the received data; inserting at least one binary value at one end of the shifted received data to generate a modified version of the received data; applying a logic function to the received data and the modified version of the received data that identifies when corresponding bit positions have different values; and detecting the frame marker when an output of the logic function has a first binary value in an approximate middle of a string of a second binary value. The training frames are decoded using a distance between the approximate center of the frame maker and a predefined binary value in an output of the logic function.Type: GrantFiled: December 31, 2007Date of Patent: April 23, 2013Assignee: Agere Systems LLCInventors: Yasser Ahmed, Xingdong Dai, Mohammad S. Mobin, Lane A. Smith
-
Patent number: 8243868Abstract: In serial communications, jitter is an unwanted variation of one or more signal characteristics. Two-dimensional modulation circuits and methods incorporate an amplitude pre-emphasis scheme as well as a transmit duty cycle pre-distortion (pre-DCD) technique to reduce jitter. The pre-DCD technique directly addresses transition edges of the data signal and is combined with amplitude pre-emphasis to improved data transmission.Type: GrantFiled: December 31, 2007Date of Patent: August 14, 2012Assignee: Agere Systems Inc.Inventors: Geoffrey Zhang, Xingdong Dai
-
Patent number: 8125259Abstract: A method and system for modeling and calibrating duty cycle distortion (DCD) of a Serializer and Deserializer (SerDes) device, including first generating a clock DCD signal. Once the clock DCD signal is generated, it is calibrating based upon results obtained from a filtering process of the clock DCD signal. Once the clock DCD signal is calibrated, a data DCD signal is generated and calibrated based upon results obtained from a filtering process of the data DCD signal.Type: GrantFiled: January 3, 2008Date of Patent: February 28, 2012Assignee: Agere Systems Inc.Inventors: Xingdong Dai, Weiwei Mao, Max J. Olsen, Geoffrey Zhang
-
Patent number: 8045608Abstract: In described embodiments, an adaptive equalizer employed by a receiver in a communication channel, such as Fibre Channel, employs pattern recognition. When a repeating pattern, such as an IDLE or ARBFF pattern, is employed by a standard to, for example, maintain a communication link, an equalizer of the receiver might adaptively set its equalizer parameters based on characteristics of the signal energy of the repeating pattern rather than adaptively set its equalizer parameters based on characteristics of the signal energy of generally random user data carried on the link. Pattern recognition by the receiver allows for maintaining adaptive equalizer parameters at settings preferred for data detection of the typical random data, improving data detection performance of the receiver when the channel transitions from a preset or synchronization repeating pattern to a user random data pattern.Type: GrantFiled: July 30, 2008Date of Patent: October 25, 2011Assignee: Agere Systems Inc.Inventors: Xingdong Dai, Geoffrey Zhang, Max Olsen, Dwight Daugherty, Gary Schiessler, Mohammad Mobin, Lane Smith, Dennis Farley
-
Patent number: 8045609Abstract: In described embodiments, an adaptive equalizer employed by a receiver in a communication channel, such as Fiber Channel, employs pattern recognition. When a repeating pattern, such as an IDLE or ARBFF pattern, is employed by a standard to, for example, maintain a communication link, an equalizer of the receiver might adaptively set its equalizer parameters based on characteristics of the signal energy of the repeating pattern rather than adaptively set its equalizer parameters based on characteristics of the signal energy of generally random user data carried on the link. Pattern recognition by the receiver allows for maintaining adaptive equalizer parameters at settings preferred for data detection of the typical random data, improving data detection performance of the receiver when the channel transitions from a preset or synchronization repeating pattern to a user random data pattern.Type: GrantFiled: July 30, 2008Date of Patent: October 25, 2011Assignee: Agere Systems Inc.Inventors: Xingdong Dai, Geoffrey Zhang, Max Olsen, Dwight Daugherty
-
Patent number: 7995695Abstract: In an exemplary embodiment, a data alignment system comprises a First-In First-Out register (FIFO), a programmable pattern generator connected to the FIFO, and a controller connected to the programmable pattern generator and the FIFO. The FIFO is configured to provide data to or receive data from a first data lane of a serial data link having one or more lanes. Each data lane of the serial data link is configured to transmit a respective serial data stream. The programmable pattern generator is configured to generate a plurality of alignment symbols. The controller is configured to manage the alignment of the one or more data lanes of the serial data link and the insertion of a selected one of the plurality of alignment symbols into each of the serial data streams.Type: GrantFiled: January 4, 2008Date of Patent: August 9, 2011Assignee: Agere Systems Inc.Inventors: Yasser Ahmed, Xingdong Dai, Vladimir Sindalovsky, Lane Smith
-
Publication number: 20110060433Abstract: Provided herein are hardware efficient bilinear algorithms and methods to compute MDCT/IMDCT of 2?n and 4.3?n points. The algorithms and methods for composite lengths have practical applications in MP3 audio encoding and decoding. The MDT/IMDCT can be converted to type-IV discrete cosine transforms (DCT-IV). Using group theory, the methods decomposes DCT-IV transform kernel matrix into groups of cyclic and Hankel product matrices. Bilinear algorithms are then applied to efficiently evaluate these groups. When implemented in VLSI, bilinear algorithms have improved the critical path delays over existing solutions. For MPEG-1/2 layer III (MP3) audio, proposed herein are several different versions of unified hardware architectures for both the short and long blocks and the forward and inverse transforms.Type: ApplicationFiled: February 2, 2009Publication date: March 10, 2011Applicant: LEHIGH UNIVERSITYInventors: Xingdong Dai, Meghanad Wagh
-
Patent number: 7882404Abstract: The present invention implements a method and apparatus for using components within a Serializer/DeSerializer (SerDes) to emulate the effects of a backplane in order to facilitate automated test equipment (ATE) testing of the SerDes. The SerDes includes a transmitter pre-emphasis circuit (TPXE) that pre-emphasizes a transmitted signal and a receiver equalization circuit (RXEQ) that equalizes a received signal. The TPXE includes coefficients that are dynamically programmable.Type: GrantFiled: November 6, 2007Date of Patent: February 1, 2011Assignee: Agere Systems Inc.Inventors: Xingdong Dai, Geoffrey Zhang, Max J. Olsen
-
Publication number: 20100329318Abstract: Techniques are disclosed for asynchronous calibration for eye diagram generation. For example, a method for calibrating a process for generating a data eye associated with a received signal comprises the following steps. Samples of the received signal are obtained for a first unit interval using a first data latch and a roaming latch. A delay offset is determined between the first data latch and the roaming latch by comparing at least one sample obtained using the first data latch and at least one sample obtained using the roaming latch, wherein the delay offset determined by the comparison is used to calibrate the process for generating the data eye associated with the received signal. A similar comparison may be done for a second data latch and used to calibrate the process. The method is able to find the accurate position of each data latch with respect to the roaming latch so as to improve the accuracy of data decoding in a digital receiver, i.e., provide receiver optimization.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Inventors: Xingdong Dai, Dwight David Daugherty, Max J. Olsen, Lane A. Smith, Geoffrey Zhang
-
Publication number: 20100329319Abstract: Communication system optimization using a soft receiver masking technique is disclosed. For example, a method for testing a communication device comprises obtaining a software representation of a receiver portion of a given communication device. A data signal received from a transmitter through a given link channel is then processed, wherein the processing step is performed using the software representation of the receiver portion of the communication device. An output signal is caused to be generated by the software representation of the receiver portion. An eye mask test is then applied to the output signal. Based on a result of the eye mask test, one or more parameters of the transmitter may be adjusted.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Inventors: Xingdong Dai, Max J. Olsen, Scott A. Werner, Geoffrey Zhang
-
Publication number: 20100290515Abstract: A receiver comprises equalization circuitry implementing at least first and second gain adaptation loops associated with respective first and second frequency bands. The equalization circuitry in one aspect is operative to identify a pattern in a portion of a received serial data stream, and to perform gain adaptation for the receiver utilizing a particular one of the gain adaptation loops responsive to the identified pattern. For example, the gain adaptation may be performed utilizing a low frequency gain adaptation loop if the detected pattern is of a first type generally associated with a low frequency band, and may be performed utilizing a high frequency gain adaptation loop if the detected pattern is of a second type generally associated with a high frequency band. In other aspects, the first and second gain adaptation loops may be activated in a particular serial order or in parallel.Type: ApplicationFiled: May 18, 2009Publication date: November 18, 2010Inventors: Xingdong Dai, Wenyi Jin, Max J. Olsen, Geoffrey Zhang