Patents by Inventor XINWU CAI
XINWU CAI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11841738Abstract: The present disclosure provides a multi-phase clock signal phase difference detection and calculation circuit and method, and a digital phase modulation system. The detection and calculation circuit includes an auxiliary digital-to-time conversion circuit, a main digital-to-time conversion circuit, a phase detector, and a state machine. The auxiliary digital-to-time conversion circuit selects a first phase clock signal and outputs an auxiliary clock signal, adjusts the phase of the auxiliary clock signal; the phase detector detects the phases of the auxiliary clock signal and a target clock signal output by the main digital-to-time conversion circuit; the state machine adjusts the phase of the auxiliary clock signal, and adjusts the phase of the target clock signal. When the phase difference between the two signals is zero, the amount of phase adjustment by the main digital-to-time conversion circuit is the phase difference between the first phase clock signal and the second phase clock signal.Type: GrantFiled: December 25, 2020Date of Patent: December 12, 2023Assignee: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: Mingfu Shi, Shunfang Wu, Shen Feng, Jun Xu, Xinwu Cai
-
Patent number: 11290063Abstract: A low noise amplifier includes a preamplifier, first differential amplifiers, second differential amplifiers, a signal adder, and a load circuit. The preamplifier receives an input signal, and amplifies the input signal to generate a first signal. The input signal and the first signal have the same phase. The first differential amplifiers receive the first signal and a first reference signal and generate a first output differential signal pair. The second differential amplifiers receive the input signal and a second reference signal and generate a second output differential signal pair. The signal adder adds up the first output differential signal pair and the second output differential signal pair. The load circuit is coupled to the signal adder, and generates a third output differential signal pair according to the addition result.Type: GrantFiled: May 14, 2020Date of Patent: March 29, 2022Assignee: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: Jun Xu, Xinwu Cai, Shunfang Wu, Shen Feng, Mingfu Shi, Taibo Dong
-
Patent number: 11251798Abstract: The present disclosure provides a reference clock signal injected phase locked loop circuit and an offset calibration method. The reference clock signal injected phase locked loop circuit includes a first pulse generator, a second pulse generator, a state machine, a pulse selection and amplification circuit, a voltage controlled delay line, a phase detector, and a filter, and forms an offset calibration loop, a phase locked loop, a voltage controlled oscillator loop, and an injection locked loop. The state machine disconnects the phase locked loop and the voltage controlled oscillator loop and enables the offset calibration loop to calibrate the phase detector; the state machine enables the phase locked loop and the voltage controlled oscillator loop and locks a signal of the second pulse generator; and the state machine enables the injection locked loop for injecting a first pulse signal of the first pulse generator.Type: GrantFiled: December 18, 2020Date of Patent: February 15, 2022Assignee: Montage LZ Technologies (Shanghai) Co., Ltd.Inventors: Mingfu Shi, Shen Feng, Shunfang Wu, Jun Xu, Xinwu Cai
-
Patent number: 11075642Abstract: The present disclosure provides a linear calibration system for a time-to-digital converter and a method thereof, and a digital phase-locked loop. The linear calibration system includes a digitally controlled reference delay circuit for receiving a first clock signal and delaying the first clock signal to generate a reference clock signal, a time-to-digital conversion circuit including at least two time-to-digital converters, and a state machine. The time-to-digital conversion circuit receives the first clock signal and the reference clock signal, delays the first clock signal to generate a first delay signal, compares a phase of the first delay signal with a phase of the reference clock signal, and outputs a phase detection result signal. The state machine generates a delay control signal for controlling the digitally controlled reference delay circuit, adjusts a calibration control signal to align the phases of the first delay signal and the reference clock signal.Type: GrantFiled: December 28, 2020Date of Patent: July 27, 2021Assignee: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: Mingfu Shi, Shunfang Wu, Shen Feng, Jun Xu, Xinwu Cai, Taibo Dong
-
Publication number: 20210200256Abstract: The present disclosure provides a multi-phase clock signal phase difference detection and calculation circuit and method, and a digital phase modulation system. The detection and calculation circuit includes an auxiliary digital-to-time conversion circuit, a main digital-to-time conversion circuit, a phase detector, and a state machine. The auxiliary digital-to-time conversion circuit selects a first phase clock signal and outputs an auxiliary clock signal, adjusts the phase of the auxiliary clock signal; the phase detector detects the phases of the auxiliary clock signal and a target clock signal output by the main digital-to-time conversion circuit; the state machine adjusts the phase of the auxiliary clock signal, and adjusts the phase of the target clock signal. When the phase difference between the two signals is zero, the amount of phase adjustment by the main digital-to-time conversion circuit is the phase difference between the first phase clock signal and the second phase clock signal.Type: ApplicationFiled: December 25, 2020Publication date: July 1, 2021Applicant: Montage LZ Technologies (Xiamen) Co., Ltd.Inventors: Mingfu SHI, Shunfang WU, Shen FENG, Jun XU, Xinwu CAI
-
Publication number: 20210203340Abstract: The present disclosure provides a linear calibration system for a time-to-digital converter and a method thereof, and a digital phase-locked loop. The linear calibration system includes a digitally controlled reference delay circuit for receiving a first clock signal and delaying the first clock signal to generate a reference clock signal, a time-to-digital conversion circuit including at least two time-to-digital converters, and a state machine. The time-to-digital conversion circuit receives the first clock signal and the reference clock signal, delays the first clock signal to generate a first delay signal, compares a phase of the first delay signal with a phase of the reference clock signal, and outputs a phase detection result signal. The state machine generates a delay control signal for controlling the digitally controlled reference delay circuit, adjusts a calibration control signal to align the phases of the first delay signal and the reference clock signal.Type: ApplicationFiled: December 28, 2020Publication date: July 1, 2021Applicant: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: Mingfu SHI, Shunfang WU, Shen FENG, Jun XU, Xinwu CAI, Taibo DONG
-
Publication number: 20210203281Abstract: A low noise amplifier includes a preamplifier, first differential amplifiers, second differential amplifiers, a signal adder, and a load circuit. The preamplifier receives an input signal, and amplifies the input signal to generate a first signal. The input signal and the first signal have the same phase. The first differential amplifiers receive the first signal and a first reference signal and generate a first output differential signal pair. The second differential amplifiers receive the input signal and a second reference signal and generate a second output differential signal pair. The signal adder adds up the first output differential signal pair and the second output differential signal pair. The load circuit is coupled to the signal adder, and generates a third output differential signal pair according to the addition result.Type: ApplicationFiled: May 14, 2020Publication date: July 1, 2021Applicant: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: JUN XU, XINWU CAI, SHUNFANG WU, SHEN FENG, MINGFU SHI, TAIBO DONG
-
Publication number: 20210194489Abstract: The present disclosure provides a reference clock signal injected phase locked loop circuit and an offset calibration method. The reference clock signal injected phase locked loop circuit includes a first pulse generator, a second pulse generator, a state machine, a pulse selection and amplification circuit, a voltage controlled delay line, a phase detector, and a filter, and forms an offset calibration loop, a phase locked loop, a voltage controlled oscillator loop, and an injection locked loop. The state machine disconnects the phase locked loop and the voltage controlled oscillator loop and enables the offset calibration loop to calibrate the phase detector; the state machine enables the phase locked loop and the voltage controlled oscillator loop and locks a signal of the second pulse generator; and the state machine enables the injection locked loop for injecting a first pulse signal of the first pulse generator.Type: ApplicationFiled: December 18, 2020Publication date: June 24, 2021Applicant: Montage LZ Technologies (Shanghai) Co., Ltd.Inventors: Mingfu SHI, Shen FENG, Shunfang WU, Jun XU, Xinwu CAI
-
Patent number: 11038478Abstract: A radio frequency (RF) signal transceiver is provided. The RF signal transceiver includes a first transformer, a signal transceiving processor, a signal receiving amplifier, and a signal transmitting amplifier. The first transformer is coupled to an antenna through a first end of a primary side, and two endpoints of a secondary side of the first transformer receive and transmit a pair of differential signals. The signal transceiving processor receives a pair of input differential signals from the secondary side of the first transformer and generates a pair of processed differential signals. The signal receiving amplifier is coupled to the signal transceiving processor and is configured to receive and amplify the pair of processed differential signals. The signal transmitting amplifier is coupled to the secondary side of the first transformer and provides a pair of transmission differential signals to the secondary side.Type: GrantFiled: May 13, 2020Date of Patent: June 15, 2021Assignee: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: Shen Feng, Xinwu Cai, Shunfang Wu, Jun Xu, Mingfu Shi, Taibo Dong
-
Publication number: 20210152138Abstract: A radio frequency (RF) signal transceiver is provided. The RF signal transceiver includes a first transformer, a signal transceiving processor, a signal receiving amplifier, and a signal transmitting amplifier. The first transformer is coupled to an antenna through a first end of a primary side, and two endpoints of a secondary side of the first transformer receive and transmit a pair of differential signals. The signal transceiving processor receives a pair of input differential signals from the secondary side of the first transformer and generates a pair of processed differential signals. The signal receiving amplifier is coupled to the signal transceiving processor and is configured to receive and amplify the pair of processed differential signals. The signal transmitting amplifier is coupled to the secondary side of the first transformer and provides a pair of transmission differential signals to the secondary side.Type: ApplicationFiled: May 13, 2020Publication date: May 20, 2021Applicant: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: SHEN FENG, XINWU CAI, SHUNFANG WU, JUN XU, MINGFU SHI, TAIBO DONG