Patents by Inventor Xinzhe Liu
Xinzhe Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12223691Abstract: A max-flow/min-cut solution algorithm for early terminating a push-relabel algorithm is provided. The max-flow/min-cut solution algorithm is used for an application that does not require an exact maximum flow, and includes: defining an early termination condition of the push-relabel algorithm by a separation condition and a stable condition; determining that the separation condition is satisfied if there is no source node s, s?S, in the set T at any time in an operation process of the push-relabel algorithm; determining that the stable condition is satisfied if there is no active node in the set T; and terminating the push-relabel algorithm if both the separation condition and the stability condition are satisfied. The early termination technique is proposed to greatly reduce redundant computations and ensure that the algorithm terminates correctly in all cases.Type: GrantFiled: September 22, 2021Date of Patent: February 11, 2025Assignee: SHANGHAITECH UNIVERSITYInventors: Xinzhe Liu, Guangyao Yan, Yajun Ha
-
Publication number: 20240299871Abstract: Embodiments of the present disclosure provide a natural gas separation device, the device comprising a tank, providing with an air inlet, an exhaust port, and a liquid discharge port; a liquid separation assembly, disposed in the tank and dividing an internal space of the tank into a front separation chamber and a liquid recovery chamber, the liquid separation assembly being provided with a liquid return channel for connecting the front separation chamber and the liquid recovery chamber; and a solid separation assembly, disposed in the front separation chamber and connected to the liquid separation assembly.Type: ApplicationFiled: December 28, 2023Publication date: September 12, 2024Applicant: SOUTHWEST PETROLEUM UNIVERSITYInventors: Shuyong HU, Yang HU, Wei LIAO, Shijie ZHANG, Yunxin ZHANG, Jiayi ZHANG, Ji ZHANG, Xinzhe LIU, Xu DONG
-
Publication number: 20240273273Abstract: A disordered parallel maximum flow/minimum cut method implemented by an energy-efficient field-programmable gate array (FPGA) folds a single-layer large two-dimensional grid graph into a multi-layer small grid graph. The method enables a folding grid architecture to store and process a grid graph that is much larger than a processor array in size. The folding grid architecture endows a two-dimensional processor array with a degree of freedom in a vertical direction, such that the two-dimensional processor array can leverage a potential for parallel performance of the folding grid architecture based on the degree of freedom in the vertical direction. The folding grid architecture enables a small-sized processor array to have an ability to process a grid graph that is much larger than the small-sized processor array in size. In addition, based on axial symmetry of folding, the folding grid architecture can greatly reduce cross-boundary transmission of data in the processor array.Type: ApplicationFiled: January 2, 2024Publication date: August 15, 2024Applicant: SHANGHAITECH UNIVERSITYInventors: Guangyao YAN, Xinzhe LIU, Yajun HA, Hui WANG
-
Publication number: 20240220770Abstract: A high-efficient quantization method for a deep probabilistic network achieves good result through hybrid quantization, structure reformulation, and type optimization. Firstly, for a directed acyclic graph (DAG) structure, all nodes in the DAG are clustered, and each node is quantized by a specific arithmetic type based on the clustering category, to obtain a preliminarily quantized deep probabilistic network. Secondly, the multi-in nodes in a preliminarily quantized deep probabilistic network are reformulated based on the input weights, structural reformulation converts a multi-in node into a binary tree network containing only two-input nodes, and parametrical reformulation is performed on the reformulated structure. Finally, arithmetic types of all nodes are optimized by using an arithmetic type search method based on power consumption analysis and network accuracy analysis.Type: ApplicationFiled: November 7, 2023Publication date: July 4, 2024Applicant: SHANGHAITECH UNIVERSITYInventors: Shen ZHANG, Xinzhe LIU, Yajun HA
-
Publication number: 20240112443Abstract: A max-flow/min-cut solution algorithm for early terminating a push-relabel algorithm is provided. The max-flow/min-cut solution algorithm is used for an application that does not require an exact maximum flow, and includes: defining an early termination condition of the push-relabel algorithm by a separation condition and a stable condition; determining that the separation condition is satisfied if there is no source node s, s?S, in the set T at any time in an operation process of the push-relabel algorithm; determining that the stable condition is satisfied if there is no active node in the set T; and terminating the push-relabel algorithm if both the separation condition and the stability condition are satisfied. The early termination technique is proposed to greatly reduce redundant computations and ensure that the algorithm terminates correctly in all cases.Type: ApplicationFiled: September 22, 2021Publication date: April 4, 2024Applicant: SHANGHAITECH UNIVERSITYInventors: Xinzhe LIU, Guangyao YAN, Yajun HA
-
Patent number: 11934459Abstract: A ripple push method for a graph cut includes: obtaining an excess flow ef(v) of a current node v; traversing four edges connecting the current node v in top, bottom, left and right directions, and determining whether each of the four edges is a pushable edge; calculating, according to different weight functions, a maximum push value of each of the four edges by efw=ef(v)*W, where W denotes a weight function; and traversing the four edges, recording a pushable flow of each of the four edges, and pushing out a calculated flow. The ripple push method explores different push weight functions, and significantly improves the actual parallelism of the push-relabel algorithm.Type: GrantFiled: September 22, 2021Date of Patent: March 19, 2024Assignee: SHANGHAITECH UNIVERSITYInventors: Guangyao Yan, Xinzhe Liu, Yajun Ha, Hui Wang
-
Publication number: 20230195793Abstract: A ripple push method for a graph cut includes: obtaining an excess flow ef(v) of a current node v; traversing four edges connecting the current node v in top, bottom, left and right directions, and determining whether each of the four edges is a pushable edge; calculating, according to different weight functions, a maximum push value of each of the four edges by efw=ef(v)*W, where W denotes a weight function; and traversing the four edges, recording a pushable flow of each of the four edges, and pushing out a calculated flow. The ripple push method explores different push weight functions, and significantly improves the actual parallelism of the push-relabel algorithm.Type: ApplicationFiled: September 22, 2021Publication date: June 22, 2023Applicant: SHANGHAITECH UNIVERSITYInventors: Guangyao YAN, Xinzhe LIU, Yajun HA, Hui WANG
-
Publication number: 20230179315Abstract: Example embodiments relate to methods for disseminating scaling information and applications thereof in very large scale integration (VLSI) implementations of fixed-point fast Fourier transforms (FFTs). One embodiment includes a method for disseminating scaling information in a system. The system includes a linear decomposable transformation process and an inverse process of the linear decomposable transformation process. The inverse process of the linear decomposable transformation process is defined, in time or space, as an inverse linear decomposable transformation process. The linear decomposable transformation process is separated from the inverse linear decomposable transformation process. The linear decomposable transformation process or the inverse linear decomposable transformation process is able to be performed first and is defined as a linear decomposable transformation I. The other remaining process is performed subsequently and is defined as a linear decomposable transformation II.Type: ApplicationFiled: October 26, 2022Publication date: June 8, 2023Inventors: Xinzhe Liu, Raees Kizhakkumkara Muhamad, Dessislava Nikolova, Yajun Ha, Francky Catthoor, Fupeng Chen, Peter Schelkens, David Blinder
-
Patent number: 11094071Abstract: An efficient parallel computing method for a box filter, includes: step 1, with respect to a given degree of parallelism N and a radius r of the filter kernel, establishing a first architecture provided without an extra register and a second architecture provided with the extra register; step 2, building a first adder tree for the first architecture and a second adder tree for the second architecture, respectively; step 3, searching the first adder tree and the second adder tree from top to bottom, calculating the pixel average corresponding to each filter kernel by using the first adder tree and the second adder tree, respectively, and counting resources required to be consumed by the first architecture and the second architecture, respectively; and, step 4, selecting one architecture consuming a relatively small resources from the first architecture and the second architecture for computing the box filter.Type: GrantFiled: June 17, 2020Date of Patent: August 17, 2021Assignee: SHANGHAITECH UNIVERSITYInventors: Xinzhe Liu, Fupeng Chen, Yajun Ha
-
Publication number: 20210248764Abstract: An efficient parallel computing method for a box filter, includes: step 1, with respect to a given degree of parallelism N and a radius r of the filter kernel, establishing a first architecture provided without an extra register and a second architecture provided with the extra register; step 2, building a first adder tree for the first architecture and a second adder tree for the second architecture, respectively; step 3, searching the first adder tree and the second adder tree from top to bottom, calculating the pixel average corresponding to each filter kernel by using the first adder tree and the second adder tree, respectively, and counting resources required to be consumed by the first architecture and the second architecture, respectively; and, step 4, selecting one architecture consuming a relatively small resources from the first architecture and the second architecture for computing the box filter.Type: ApplicationFiled: June 17, 2020Publication date: August 12, 2021Applicant: SHANGHAITECH UNIVERSITYInventors: Xinzhe LIU, Fupeng CHEN, Yajun HA
-
Patent number: 9064263Abstract: Advertisement placement includes: obtaining one or more advertisement query keywords; determining, using one or more computer processors, in a multi-level advertisement information store, a selection of advertisement information for placement; and presenting the selection of advertisement information to be placed at a client. The multi-level advertisement information store comprises advertisement information organized into a plurality of first-level categories, and each first-level category is associated with a respective plurality of subordinate levels of categories.Type: GrantFiled: July 11, 2012Date of Patent: June 23, 2015Assignee: Alibaba Group Holding LimitedInventor: Xinzhe Liu
-
Publication number: 20130018729Abstract: Advertisement placement includes: obtaining one or more advertisement query keywords; determining, using one or more computer processors, in a multi-level advertisement information store, a selection of advertisement information for placement; and presenting the selection of advertisement information to be placed at a client. The multi-level advertisement information store comprises advertisement information organized into a plurality of first-level categories, and each first-level category is associated with a respective plurality of subordinate levels of categories.Type: ApplicationFiled: July 11, 2012Publication date: January 17, 2013Applicant: ALIBABA GROUP HOLDING LIMITEDInventor: Xinzhe Liu