Patents by Inventor Xuan Tian
Xuan Tian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240160281Abstract: The present disclosure provides a wearable display device that relates to the field of virtual reality technology. Because the wearable display device has a high efficiency in processing electric signals transmitted via each of the photoelectric sensor assemblies, the wearable display device can quickly determine a gaze position of eyes of a user on the display panel based on an electric signals transmitted via each of the photoelectric sensor assemblies. In this way, the efficiency of the display panel in displaying images is improved, and the refresh rate of the display panel is higher.Type: ApplicationFiled: May 27, 2021Publication date: May 16, 2024Inventors: Yapeng LI, Xuan FENG, Lei WANG, Ping ZHANG, Wenhao TIAN, Yunke QIN, Yangbing LI, Chengfu XU
-
Publication number: 20240144996Abstract: Technology is disclosed herein compensating for neighbor memory cell interference on a target memory cell when reading the target memory cell. The voltage that is applied to the bit line associated with the target memory cell may have a magnitude that depends on the data state of the neighbor memory cell. The magnitude of the voltage on the bit line may impact the amount of drain-induced barrier lowering (DIBL) experienced by the target memory cell. The amount of DIBL may be used to provide a desired amount of compensation for the neighbor memory cell interference. A higher bit line voltage may be used to create a greater amount of DIBL and therefore greater amount of compensation for neighbor memory cell interference.Type: ApplicationFiled: July 21, 2023Publication date: May 2, 2024Applicant: Western Digital Technologies, Inc.Inventors: Xuan Tian, Liang Li
-
Patent number: 11972804Abstract: The memory device includes a memory block with an array of memory cells. The memory device also includes control circuitry that is in communication with the memory cells. The control circuitry is configured to program a group of the memory cells in a programming operation that does not include verify to obtain a natural threshold voltage (nVt) distribution, calculate an nVt width of the nVt distribution, compare the nVt width to a threshold, and identify the memory block as being vulnerable to cross-temperature read errors in response to the nVt width exceeding the threshold.Type: GrantFiled: June 22, 2022Date of Patent: April 30, 2024Assignee: SanDisk Technologies, LLCInventors: Xuan Tian, Henry Chin, Liang Li, Vincent Yin, Wei Zhao, Tony Zou
-
Publication number: 20240128288Abstract: This disclosure provides an array substrate, including: a display region and a peripheral region. The peripheral region includes at least one first sensor. The first sensor includes a photodiode and a driving circuit which are electrically connected to each other. The photodiode includes: an anode, a cathode and a photosensitive material layer. The array substrate includes: a base substrate, a plurality of thin film transistors, a common electrode and a pixel electrode. The common electrode is reused as an anode of the photodiode. The pixel electrode is reused as a cathode of the photodiode. One of the plurality of thin film transistors is reused as a first transistor of the driving circuit.Type: ApplicationFiled: February 22, 2022Publication date: April 18, 2024Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Yunke Qin, Lei Wang, Yue Tong, Wenhao Tian, Xuan Feng
-
Publication number: 20240114685Abstract: A stack of alternating layers of dielectric and conductive materials are formed on a substrate. A first portion of the stack of alternating layers forms a plurality of blocks of NAND memory. A second portion of the stack of alternating layers forms a configurable capacitor structure. The configurable capacitor structure is configurable to form one or more capacitors of configurable capacitance.Type: ApplicationFiled: September 28, 2022Publication date: April 4, 2024Applicant: Western Digital Technologies, Inc.Inventors: Liang Li, Xuan Tian, Zhen Qin, Yanli Zhang, Yan Li
-
Patent number: 11901015Abstract: The memory device includes a plurality of memory cell that arranged in an array, which includes a plurality of channels that are in electrical communication with a source line. The memory device also includes a controller that is configured to erase the memory cells in at least one erase pulse. During the at least one erase pulse, the controller is configured to drive the source line to an elevated voltage that is equal to an erase voltage Vera plus a kick voltage V_kick for a duration t_kick. The controller is then configured to reduce the voltage of the source line to the erase voltage Vera such that a voltage of the channel remains elevated during the entire erase pulse, including after the voltage of the source line has been reduced to the erase voltage Vera.Type: GrantFiled: January 10, 2022Date of Patent: February 13, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Xuan Tian, Liang Li
-
Publication number: 20240006010Abstract: In some situations, a leak on a wordline may be a localized problem that causes data loss in a block that contains the wordline. In other situations, such as when the leak occurs near a peripheral wordline routing area, the leak can affect the entire memory die. The storage system provided herein has a fatal wordline leak detector that determines the type of leak and, accordingly, whether just the block should be retired or whether related blocks should be retired.Type: ApplicationFiled: July 1, 2022Publication date: January 4, 2024Applicant: Western Digital Technologies, Inc.Inventors: Xuan Tian, Liang Li, Dandan Yi, Jojo Xing, Vincent Yin, Yongke Sun, Alan Bennett
-
Publication number: 20230420053Abstract: The memory device includes a memory block with an array of memory cells. The memory device also includes control circuitry that is in communication with the memory cells. The control circuitry is configured to program a group of the memory cells in a programming operation that does not include verify to obtain a natural threshold voltage (nVt) distribution, calculate an nVt width of the nVt distribution, compare the nVt width to a threshold, and identify the memory block as being vulnerable to cross-temperature read errors in response to the nVt width exceeding the threshold.Type: ApplicationFiled: June 22, 2022Publication date: December 28, 2023Applicant: SanDisk Technologies LLCInventors: Xuan Tian, Henry Chin, Liang Li, Vincent Yin, Wei Zhao, Tony Zou
-
Publication number: 20230315330Abstract: A non-volatile storage apparatus comprises a plurality of memory cells that store host data and two models, a control circuit for writing to and reading from the memory cells, and an inference circuit. The inference circuit uses the first model with a first set of one or more metrics describing current operation of the non-volatile storage apparatus to make a first level prediction about defects and uses the second model with a second set of one or more metrics describing current operation of the non-volatile storage apparatus to make a second level prediction about defects. In one embodiment, the first level prediction is faster to make and uses less data collection, but is not as reliable, as the second level prediction. While second level prediction is more reliable, it takes more time to perform and requires a more intensive data collection, so it is only used when needed.Type: ApplicationFiled: March 31, 2022Publication date: October 5, 2023Applicant: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Liang Li, Loc Tu, Yinfeng Yu, Xuan Tian
-
Publication number: 20230223086Abstract: The memory device includes a plurality of memory cell that arranged in an array, which includes a plurality of channels that are in electrical communication with a source line. The memory device also includes a controller that is configured to erase the memory cells in at least one erase pulse. During the at least one erase pulse, the controller is configured to drive the source line to an elevated voltage that is equal to an erase voltage Vera plus a kick voltage V_kick for a duration t_kick. The controller is then configured to reduce the voltage of the source line to the erase voltage Vera such that a voltage of the channel remains elevated during the entire erase pulse, including after the voltage of the source line has been reduced to the erase voltage Vera.Type: ApplicationFiled: January 10, 2022Publication date: July 13, 2023Applicant: SanDisk Technologies LLCInventors: Xuan Tian, Liang Li
-
Patent number: 11605436Abstract: Countermeasure method for programming a non-defective plane of a non-volatile memory experiencing a neighbor plane disturb, comprising, once a first plane is determined to have completed programming of a current state but where not all planes have completed the programming, a loop count is incremented and a determination is made as to whether the loop count exceeds a threshold. If so, programming of the incomplete plane(s) is ceased and programming of the completed plane(s) is resumed by suspending the loop count and bit scan mode, and, on a next program pulse, applying a pre-determined rollback voltage to decrement a program voltage bias. The loop count and bit scan mode are resumed once a threshold voltage level equals a program voltage bias when the loop count was last incremented. BSPF criterion is applied for each programmed state. Advancement to the next loop only occurs if a programmed state is determined incomplete.Type: GrantFiled: June 21, 2021Date of Patent: March 14, 2023Assignee: SanDisk Technologies LLCInventors: Henry Chin, Hua-Ling Hsu, Liang Li, Xuan Tian, Fanglin Zhang, Guanhua Yin
-
Patent number: 11557346Abstract: Apparatuses and techniques are described for detecting and compensating for a set of memory cells having a slow program speed, based on a comparison between the number of program loops used to complete programming for different data states. A program loop (PL) number is stored when programming is completed for memory cells of each assigned data state. The PL number of an nth state is then compared to the PL number of another state such as the n?1st state. If the difference between the PL numbers exceeds a threshold, the set of memory cells is considered to be slow programming and a compensation is triggered. The compensation can involve increasing the program pulse width in each remaining program pulse of the program operation. In another approach, the compensation can be triggered and subsequently deactivated in the program operation.Type: GrantFiled: June 2, 2021Date of Patent: January 17, 2023Assignee: Western Digital Technologies, Inc.Inventors: Liang Li, Ming Wang, Xuan Tian
-
Publication number: 20220415421Abstract: An apparatus is provided that includes a plurality of non-volatile memory cells and a control circuit coupled to the non-volatile memory cells. The control circuit is configured to perform a first program-verify iteration on a first set of non-volatile memory cells coupled to a first word line to determine a first starting program voltage that programs the first set of the non-volatile memory cells to a first programmed state, and program a second set of non-volatile memory cells coupled to the first word line beginning with the first starting program voltage only if a defect condition does not exist.Type: ApplicationFiled: June 28, 2021Publication date: December 29, 2022Applicant: SanDisk Technologies LLCInventors: Xuan Tian, Guanhua Yin, Liang Li
-
Patent number: 11538538Abstract: An apparatus is provided that includes a plurality of non-volatile memory cells and a control circuit coupled to the non-volatile memory cells. The control circuit is configured to perform a first program-verify iteration on a first set of non-volatile memory cells coupled to a first word line to determine a first starting program voltage that programs the first set of the non-volatile memory cells to a first programmed state, and program a second set of non-volatile memory cells coupled to the first word line beginning with the first starting program voltage only if a defect condition does not exist.Type: GrantFiled: June 28, 2021Date of Patent: December 27, 2022Assignee: SanDisk Technologies LLCInventors: Xuan Tian, Guanhua Yin, Liang Li
-
Publication number: 20220399061Abstract: Countermeasure method for programming a non-defective plane of a non-volatile memory experiencing a neighbor plane disturb, comprising, once a first plane is determined to have completed programming of a current state but where not all planes have completed the programming, a loop count is incremented and a determination is made as to whether the loop count exceeds a threshold. If so, programming of the incomplete plane(s) is ceased and programming of the completed plane(s) is resumed by suspending the loop count and bit scan mode, and, on a next program pulse, applying a pre-determined rollback voltage to decrement a program voltage bias. The loop count and bit scan mode are resumed once a threshold voltage level equals a program voltage bias when the loop count was last incremented. BSPF criterion is applied for each programmed state. Advancement to the next loop only occurs if a programmed state is determined incomplete.Type: ApplicationFiled: June 21, 2021Publication date: December 15, 2022Applicant: SanDisk Technologies LLCInventors: Henry Chin, Hua-Ling Hsu, Liang Li, Xuan Tian, Fanglin Zhang, Guanhua Yin
-
Publication number: 20220392534Abstract: Apparatuses and techniques are described for detecting and compensating for a set of memory cells having a slow program speed, based on a comparison between the number of program loops used to complete programming for different data states. A program loop (PL) number is stored when programming is completed for memory cells of each assigned data state. The PL number of an nth state is then compared to the PL number of another state such as the n?1st state. If the difference between the PL numbers exceeds a threshold, the set of memory cells is considered to be slow programming and a compensation is triggered. The compensation can involve increasing the program pulse width in each remaining program pulse of the program operation. In another approach, the compensation can be triggered and subsequently deactivated in the program operation.Type: ApplicationFiled: June 2, 2021Publication date: December 8, 2022Applicant: Western Digital Technologies, Inc.Inventors: Liang Li, Ming Wang, Xuan Tian
-
Patent number: 11367491Abstract: Apparatuses and techniques are described for recovering from errors in a read operation. When a read operation results in an uncorrectable read error, recovery read operations are performed for each read voltage of a page of data. Each recovery read operation uses a different timing. The different timings can involve a time period which is allocated for a voltage transition, such as a settling time of a word line or bit line voltage, or a time allocated for an under kick or over kick of a word line or bit line voltage. An error count is obtained for each different timing, and an optimum timing is determined based on the lowest error count. A retry read operation is performed in which an optimum timing is used for the voltage transition for each read voltage of the page.Type: GrantFiled: March 26, 2021Date of Patent: June 21, 2022Assignee: Western Digital Technologies, Inc.Inventors: Liang Li, Xuan Tian, Vincent Yin, Jiahui Yuan