Patents by Inventor Xuexin Lan
Xuexin Lan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230378194Abstract: A display panel and a display apparatus are provided. A first base plate includes a first substrate, a transistor array layer, a pixel electrode layer, a common electrode layer, a first inorganic insulating layer, and a second inorganic insulating layer. The transistor array layer is provided on a side of the first substrate. The pixel electrode layer and the common electrode layer are arranged on a side of the transistor array layer away from the first substrate. The transistor array layer includes a transistor, the pixel electrode layer includes a pixel electrode, and the common electrode layer includes common electrodes. An insulating layer between the transistor array layer and one of the pixel electrode layer and the common electrode layer close to the transistor array layer is the first inorganic insulating layer. The second inorganic insulating layer is provided between the pixel electrode layer and the common electrode layer.Type: ApplicationFiled: July 31, 2023Publication date: November 23, 2023Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.Inventors: Bingping LIU, Xuexin LAN, Xianyan YANG, Shaowei SU
-
Patent number: 11263427Abstract: Provided are an array substrate and display device. The array substrate includes a base substrate; a fingerprint recognition unit with a light sensing structure; a light blocking layer and an electrode connecting structure arranged at a side of the light sensing structure facing away from the base substrate. The light blocking layer is provided with a collimation hole. A vertical projection of the collimation hole on the base substrate is partially overlapped with a vertical projection of the light sensing structure on the base substrate. An insulation layer is arranged between the electrode connecting structure and the light sensing structure. The insulation layer is provided with an electrode via. The electrode connecting structure is connected to the light sensing structure through the electrode via. The vertical projection of the collimation hole on the base substrate is not overlapped with a vertical projection of the electrode via on the base substrate.Type: GrantFiled: December 30, 2019Date of Patent: March 1, 2022Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Ankai Ling, Poping Shen, Xiuzhen Xie, Lihua Zheng, Xuexin Lan, Lu Zhou
-
Publication number: 20220059575Abstract: The present application discloses a pixel structure and a display device. The pixel structure includes a scan line having a branch structure; and a semiconductor pattern intersecting with the scan line and the branch structure. The semiconductor pattern includes: a first channel region disposed below the scan line; a second channel region disposed below the branch structure; and doping regions respectively disposed at two sides of the first channel region and at two sides of the second channel region. Wherein, the width of the second channel region is less than the width of the first channel region. The pixel structure may improve the display performance of the display screen.Type: ApplicationFiled: November 1, 2021Publication date: February 24, 2022Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.Inventor: Xuexin Lan
-
Patent number: 11101304Abstract: A diode and its fabrication method are provided. The diode includes a substrate, a buffer layer on a side of the substrate, a first film layer, a second film layer and a third film layer. The first film layer is a polycrystalline silicon film layer; the second film layer is an amorphous silicon film layer; and the third film layer is one of the polycrystalline silicon film layer and the amorphous silicon film layer. The diode at least includes a first portion, a second portion, a third portion, a first electrode, and a second electrode. The first portion is located in the first film layer; the second portion is located in the second film layer; and the third portion is located in the third film layer. The first electrode is electrically connected to the first portion, and the second electrode is electrically connected to the third portion.Type: GrantFiled: October 15, 2019Date of Patent: August 24, 2021Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Bozhi Liu, Xiaoqi Shi, Shoujin Cai, Xuexin Lan, Guozhao Chen
-
Patent number: 10788915Abstract: The present disclosure provides a force sensor, a display panel, and a force detection method. The force sensor includes a first input terminal, a second input terminal, a first output terminal, and a second output terminal. A first resistor is connected between the first input terminal and the first output terminal. A first transistor and a second transistor are connected in parallel between the first output terminal and the second input terminal. A third transistor and a fourth transistor are connected in parallel between the second input terminal and the second output terminal. A further first resistor is connected between the second output terminal and the first input terminal. An equivalent resistance of the first transistor is equal to that of the fourth transistor, and an equivalent resistance of the second transistor is equal to that of the third transistor.Type: GrantFiled: December 10, 2018Date of Patent: September 29, 2020Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Xuexin Lan, Bozhi Liu, Guozhao Chen
-
Patent number: 10783821Abstract: The disclosure provides a display panel and a method for driving the display panel. The display panel includes a display area and a peripheral area surrounding the display area, and the display area includes one first display area and at least one second display area. The design according to embodiments of the disclosure release enough space occupied by the peripheral area at one side of the at least one second display area far away from the first display area, thus increasing display area in desired direction and a screen-to-total face ratio.Type: GrantFiled: June 25, 2018Date of Patent: September 22, 2020Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Huimin Xie, Xuexin Lan, Liang Wen, Xiufeng Zhou, Donghua Li, Xiaoxiao Wu
-
Publication number: 20200212081Abstract: A diode and its fabrication method are provided. The diode includes a substrate, a buffer layer on a side of the substrate, a first film layer, a second film layer and a third film layer. The first film layer is a polycrystalline silicon film layer; the second film layer is an amorphous silicon film layer; and the third film layer is one of the polycrystalline silicon film layer and the amorphous silicon film layer. The diode at least includes a first portion, a second portion, a third portion, a first electrode, and a second electrode. The first portion is located in the first film layer; the second portion is located in the second film layer; and the third portion is located in the third film layer. The first electrode is electrically connected to the first portion, and the second electrode is electrically connected to the third portion.Type: ApplicationFiled: October 15, 2019Publication date: July 2, 2020Inventors: Bozhi LIU, Xiaoqi SHI, Shoujin CAI, Xuexin LAN, Guozhao CHEN
-
Publication number: 20200134284Abstract: Provided are an array substrate and display device. The array substrate includes a base substrate; a fingerprint recognition unit with a light sensing structure; a light blocking layer and an electrode connecting structure arranged at a side of the light sensing structure facing away from the base substrate. The light blocking layer is provided with a collimation hole. A vertical projection of the collimation hole on the base substrate is partially overlapped with a vertical projection of the light sensing structure on the base substrate. An insulation layer is arranged between the electrode connecting structure and the light sensing structure. The insulation layer is provided with an electrode via. The electrode connecting structure is connected to the light sensing structure through the electrode via. The vertical projection of the collimation hole on the base substrate is not overlapped with a vertical projection of the electrode via on the base substrate.Type: ApplicationFiled: December 30, 2019Publication date: April 30, 2020Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.Inventors: Ankai LING, Poping SHEN, Xiuzhen XIE, Lihua ZHENG, Xuexin LAN, Lu ZHOU
-
Patent number: 10580803Abstract: An array substrate and a display panel are provided. The array substrate includes a non-display area and a display area. The non-display area includes a first non-display area and a second non-display area, and the display area includes a normal display area and a wiring area. The normal display area is surrounded by the first non-display area, the wiring area is surrounded by the normal display area, and the second non-display area is surrounded by the wiring area. The second non-display area comprises an opening area. In the solution, since the number of data lead lines in the same layer in the wiring area is reduced, a line distance between adjacent data lead lines is increased, thereby reducing coupling capacitance between adjacent data lead lines arranged in the same layer.Type: GrantFiled: October 18, 2018Date of Patent: March 3, 2020Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Liangliang Bei, Huangyao Wu, Xuexin Lan, Hongbo Zhou, Yihua Zhu, Guochang Lai, Guozhao Chen
-
Patent number: 10545599Abstract: An array substrate, a display panel and a display device are disclosed. The array substrate includes a base substrate, and a bias voltage applying circuit and a plurality of semiconductor pressure sensors both disposed at a side of the base substrate. The bias voltage applying circuit is electrically connected to a first power supply signal inputting terminal and a second power supply signal inputting terminal of the semiconductor pressure sensor via a first power supply signal line and a second power supply signal line, respectively, to supply a bias voltage to the semiconductor pressure sensor. A concentration of the dopant ions is higher when the related semiconductor pressure sensor is closer to the bias voltage applying circuit, so that an electrical resistance value of said semiconductor pressure sensor is lower.Type: GrantFiled: February 5, 2018Date of Patent: January 28, 2020Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Yanmei Li, Xuexin Lan, Huangyao Wu
-
Patent number: 10490620Abstract: Provided are an array substrate, a display panel and a display device. The array substrate includes a base substrate, and a plurality of first signal lines and a plurality of second signal lines insulated from each other on a side of the base substrate. When some of the plurality of first signal lines extend to the wiring region, the wiring of which is configured to be around the assembly setting area and forms a first signal line concentrated region, and a first signal line passing through the wiring region includes a first signal line body portion and a first signal line winding portion. When some of the plurality of second signal lines extend to the wiring region, the wiring of which is configured to be around the assembly setting area and forms a second signal line concentrated region.Type: GrantFiled: December 21, 2018Date of Patent: November 26, 2019Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.Inventors: Guochang Lai, Yihua Zhu, Xuexin Lan, Guozhao Chen
-
Publication number: 20190286271Abstract: The present disclosure provides a force sensor, a display panel, and a force detection method. The force sensor includes a first input terminal, a second input terminal, a first output terminal, and a second output terminal. A first resistor is connected between the first input terminal and the first output terminal. A first transistor and a second transistor are connected in parallel between the first output terminal and the second input terminal. A third transistor and a fourth transistor are connected in parallel between the second input terminal and the second output terminal. A further first resistor is connected between the second output terminal and the first input terminal. An equivalent resistance of the first transistor is equal to that of the fourth transistor, and an equivalent resistance of the second transistor is equal to that of the third transistor.Type: ApplicationFiled: December 10, 2018Publication date: September 19, 2019Inventors: Xuexin LAN, Bozhi LIU, Guozhao CHEN
-
Publication number: 20190051670Abstract: An array substrate and a display panel are provided. The array substrate includes a non-display area and a display area. The non-display area includes a first non-display area and a second non-display area, and the display area includes a normal display area and a wiring area. The normal display area is surrounded by the first non-display area, the wiring area is surrounded by the normal display area, and the second non-display area is surrounded by the wiring area. The second non-display area comprises an opening area. In the solution, since the number of data lead lines in the same layer in the wiring area is reduced, a line distance between adjacent data lead lines is increased, thereby reducing coupling capacitance between adjacent data lead lines arranged in the same layer.Type: ApplicationFiled: October 18, 2018Publication date: February 14, 2019Applicant: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventors: Liangliang BEI, Huangyao WU, Xuexin LAN, Hongbo ZHOU, Yihua ZHU, Guochang LAI, Guozhao CHEN
-
Publication number: 20180308417Abstract: The disclosure provides a display panel and a method for driving the display panel. The display panel includes a display area and a peripheral area surrounding the display area, and the display area includes one first display area and at least one second display area. The design according to embodiments of the disclosure release enough space occupied by the peripheral area at one side of the at least one second display area far away from the first display area, thus increasing display area in desired direction and a screen-to-total face ratio.Type: ApplicationFiled: June 25, 2018Publication date: October 25, 2018Inventors: Huimin XIE, Xuexin LAN, Liang WEN, Xiufeng ZHOU, Donghua LI, Xiaoxiao WU
-
Publication number: 20180181249Abstract: An array substrate, a display panel and a display device are disclosed. The array substrate includes a base substrate, and a bias voltage applying circuit and a plurality of semiconductor pressure sensors both disposed at a side of the base substrate. The bias voltage applying circuit is electrically connected to a first power supply signal inputting terminal and a second power supply signal inputting terminal of the semiconductor pressure sensor via a first power supply signal line and a second power supply signal line, respectively, to supply a bias voltage to the semiconductor pressure sensor. A concentration of the dopant ions is higher when the related semiconductor pressure sensor is closer to the bias voltage applying circuit, so that an electrical resistance value of said semiconductor pressure sensor is lower.Type: ApplicationFiled: February 5, 2018Publication date: June 28, 2018Inventors: Yanmei LI, Xuexin LAN, Huangyao WU
-
Patent number: 9997546Abstract: The invention discloses an array substrate, a display panel, and a display device, where at least one control capacitor is added to a pixel zone, and the control capacitor has a first electrode at a fixed potential, and a second electrode at the same potential as a node between two adjacent transistors, so that when an active gate scan signal is stopped from being loaded on a gate line, the potential of the second electrode of the control capacitor is controlled to be kept at the potential of data signal loaded on a data line, to thereby lower the difference in voltage between the source and the drain of a transistor associated with the second electrode of the control capacitor so as to keep the potential at a connection point of the transistor with a storage capacitor to be the potential of a data signal loaded on the data line.Type: GrantFiled: November 1, 2017Date of Patent: June 12, 2018Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventor: Xuexin Lan
-
Publication number: 20180053795Abstract: The invention discloses an array substrate, a display panel, and a display device, where at least one control capacitor is added to a pixel zone, and the control capacitor has a first electrode at a fixed potential, and a second electrode at the same potential as a node between two adjacent transistors, so that when an active gate scan signal is stopped from being loaded on a gate line, the potential of the second electrode of the control capacitor is controlled to be kept at the potential of data signal loaded on a data line, to thereby lower the difference in voltage between the source and the drain of a transistor associated with the second electrode of the control capacitor so as to keep the potential at a connection point of the transistor with a storage capacitor to be the potential of a data signal loaded on the data line.Type: ApplicationFiled: November 1, 2017Publication date: February 22, 2018Applicant: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventor: Xuexin LAN
-
Publication number: 20170179165Abstract: The present application discloses a pixel structure and a display device. The pixel structure includes: a scan line having a branch structure; and a semiconductor pattern intersecting with the scan line and the branch structure. The semiconductor pattern includes: a first channel region disposed below the scan line; a second channel region disposed below the branch structure; and doping regions respectively disposed at two sides of the first channel region and at two sides of the second channel region. Wherein, the width of the second channel region is less than the width of the first channel region. The pixel structure may improve the display performance of the display screen.Type: ApplicationFiled: January 23, 2017Publication date: June 22, 2017Applicants: Xiamen Tianma Micro-Electronics Co., Ltd., Tianma Micro-Electronics Co., Ltd.Inventor: Xuexin Lan