Patents by Inventor Ya-Ru Yang

Ya-Ru Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10312235
    Abstract: A fin shaped structure and a method of forming the same. The method includes providing a substrate having a first fin structure and a second fin structure. Next, an insulation material layer is formed on the substrate. Then, a portion of the first fin structure is removed, to form a first recess. Following this, a first buffer layer and a first channel layer are formed sequentially in the first recess. Next, a portion of the second fin structure is removed, to form a second recess. Then, a second buffer layer and a second channel layer are formed in the second recess sequentially, wherein the second buffer layer is different from the first buffer layer.
    Type: Grant
    Filed: February 8, 2018
    Date of Patent: June 4, 2019
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Wei-Heng Hsu, Yu-Ming Lin, Ya-Ru Yang
  • Patent number: 10283497
    Abstract: The present invention provides a light-emitting diode (LED) chip. The LED chip includes a LED structure and an electrostatic discharge (ESD) protection structure. The ESD protection structure is in a corner of the LED chip and connects with the LED structure in anti-parallel. An interface between the LED structure and the ESD protection structure is a straight line from a top view.
    Type: Grant
    Filed: November 27, 2016
    Date of Patent: May 7, 2019
    Assignee: LEXTAR ELECTRONICS CORPORATION
    Inventors: Shiou-Yi Kuo, Chao-Hsien Lin, Ya-Ru Yang
  • Patent number: 10043950
    Abstract: A semiconductor light-emitting structure and a semiconductor package structure thereof are provided. The semiconductor light-emitting structure includes a first-type semiconductor layer, an active layer, a second-type semiconductor layer, a metal layer and a distributed Bragg reflector. The active layer is disposed on the first-type semiconductor layer. The second-type semiconductor layer is disposed on the active layer. The metal layer is disposed on the second-type semiconductor layer as a first reflective structure, wherein the metal layer has an opening portion. The distributed Bragg reflector is disposed on the metal layer and interposed into the opening portion as a second reflective structure. The first reflective structure and the second reflective structure form a reflective surface on the second-type semiconductor layer.
    Type: Grant
    Filed: October 14, 2016
    Date of Patent: August 7, 2018
    Assignee: LEXTAR ELECTRONICS CORPORATION
    Inventors: Shiou-Yi Kuo, Chao-Hsien Lin, Ya-Ru Yang
  • Publication number: 20180166444
    Abstract: A fin shaped structure and a method of forming the same. The method includes providing a substrate having a first fin structure and a second fin structure. Next, an insulation material layer is formed on the substrate. Then, a portion of the first fin structure is removed, to form a first recess. Following this, a first buffer layer and a first channel layer are formed sequentially in the first recess. Next, a portion of the second fin structure is removed, to form a second recess. Then, a second buffer layer and a second channel layer are formed in the second recess sequentially, wherein the second buffer layer is different from the first buffer layer.
    Type: Application
    Filed: February 8, 2018
    Publication date: June 14, 2018
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Wei-Heng Hsu, Yu-Ming Lin, Ya-Ru Yang
  • Patent number: 9929154
    Abstract: A fin shaped structure and a method of forming the same. The method includes providing a substrate having a first fin structure and a second fin structure. Next, an insulation material layer is formed on the substrate. Then, a portion of the first fin structure is removed, to form a first recess. Following this, a first buffer layer and a first channel layer are formed sequentially in the first recess. Next, a portion of the second fin structure is removed, to form a second recess. Then, a second buffer layer and a second channel layer are formed in the second recess sequentially, wherein the second buffer layer is different from the first buffer layer.
    Type: Grant
    Filed: November 13, 2014
    Date of Patent: March 27, 2018
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Wei-Heng Hsu, Yu-Ming Lin, Ya-Ru Yang
  • Patent number: 9793296
    Abstract: A method for fabricating substrate of a semiconductor device includes the steps of: providing a first silicon layer; forming a dielectric layer on the first silicon layer; bonding a second silicon layer to the dielectric layer; removing part of the second silicon layer and part of the dielectric layer to define a first region and a second region on the first silicon layer, wherein the remaining of the second silicon layer and the dielectric layer are on the second region; and forming an epitaxial layer on the first region of the first silicon layer, wherein the epitaxial layer and the second silicon layer comprise same crystalline orientation.
    Type: Grant
    Filed: October 17, 2016
    Date of Patent: October 17, 2017
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Ya-Ru Yang, Yi-Ting Wu, Yu-Ming Lin, Jen-Yu Wang
  • Publication number: 20170194313
    Abstract: The present invention provides a light-emitting diode (LED) chip. The LED chip includes a LED structure and an electrostatic discharge (ESD) protection structure. The ESD protection structure is in a corner of the LED chip and connects with the LED structure in anti-parallel. An interface between the LED structure and the ESD protection structure is a straight line from a top view.
    Type: Application
    Filed: November 27, 2016
    Publication date: July 6, 2017
    Inventors: Shiou-Yi KUO, Chao-Hsien LIN, Ya-Ru YANG
  • Publication number: 20170155018
    Abstract: A semiconductor light-emitting structure and a semiconductor package structure thereof are provided. The semiconductor light-emitting structure includes a first-type semiconductor layer, an active layer, a second-type semiconductor layer, a metal layer and a distributed Bragg reflector. The active layer is disposed on the first-type semiconductor layer. The second-type semiconductor layer is disposed on the active layer. The metal layer is disposed on the second-type semiconductor layer as a first reflective structure, wherein the metal layer has an opening portion. The distributed Bragg reflector is disposed on the metal layer and interposed into the opening portion as a second reflective structure. The first reflective structure and the second reflective structure form a reflective surface on the second-type semiconductor layer.
    Type: Application
    Filed: October 14, 2016
    Publication date: June 1, 2017
    Inventors: Shiou-Yi Kuo, Chao-Hsien Lin, Ya-Ru Yang
  • Publication number: 20170040346
    Abstract: A method for fabricating substrate of a semiconductor device includes the steps of: providing a first silicon layer; forming a dielectric layer on the first silicon layer; bonding a second silicon layer to the dielectric layer; removing part of the second silicon layer and part of the dielectric layer to define a first region and a second region on the first silicon layer, wherein the remaining of the second silicon layer and the dielectric layer are on the second region; and forming an epitaxial layer on the first region of the first silicon layer, wherein the epitaxial layer and the second silicon layer comprise same crystalline orientation.
    Type: Application
    Filed: October 17, 2016
    Publication date: February 9, 2017
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Ya-Ru Yang, Yi-Ting Wu, Yu-Ming Lin, Jen-Yu Wang
  • Patent number: 9508799
    Abstract: A method for fabricating substrate of a semiconductor device is disclosed. The method includes the steps of: providing a first silicon layer; forming a dielectric layer on the first silicon layer; bonding a second silicon layer to the dielectric layer; removing part of the second silicon layer and part of the dielectric layer to define a first region and a second region on the first silicon layer, wherein the remaining of the second silicon layer and the dielectric layer are on the second region; and forming an epitaxial layer on the first region of the first silicon layer, wherein the epitaxial layer and the second silicon layer comprise same crystalline orientation.
    Type: Grant
    Filed: August 26, 2014
    Date of Patent: November 29, 2016
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Ya-Ru Yang, Yi-Ting Wu, Yu-Ming Lin, Jen-Yu Wang
  • Publication number: 20160141288
    Abstract: A fin shaped structure and a method of forming the same. The method includes providing a substrate having a first fin structure and a second fin structure. Next, an insulation material layer is formed on the substrate. Then, a portion of the first fin structure is removed, to form a first recess. Following this, a first buffer layer and a first channel layer are formed sequentially in the first recess. Next, a portion of the second fin structure is removed, to form a second recess. Then, a second buffer layer and a second channel layer are formed in the second recess sequentially, wherein the second buffer layer is different from the first buffer layer.
    Type: Application
    Filed: November 13, 2014
    Publication date: May 19, 2016
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Wei-Heng Hsu, Yu-Ming Lin, Ya-Ru Yang
  • Publication number: 20160064485
    Abstract: A method for fabricating substrate of a semiconductor device is disclosed. The method includes the steps of: providing a first silicon layer; forming a dielectric layer on the first silicon layer; bonding a second silicon layer to the dielectric layer; removing part of the second silicon layer and part of the dielectric layer to define a first region and a second region on the first silicon layer, wherein the remaining of the second silicon layer and the dielectric layer are on the second region; and forming an epitaxial layer on the first region of the first silicon layer, wherein the epitaxial layer and the second silicon layer comprise same crystalline orientation.
    Type: Application
    Filed: August 26, 2014
    Publication date: March 3, 2016
    Inventors: Wen-Yin Weng, Cheng-Tung Huang, Ya-Ru Yang, Yi-Ting Wu, Yu-Ming Lin, Jen-Yu Wang
  • Patent number: 8733115
    Abstract: A method for controlling freezing capacity of a variable-frequency freezing AC ice-water system separates the freezing capacity of each individual requirement end so as to reduce sudden or peak concentrating freezing demand and relieve variable-frequency load demand, and defines operating procedures corresponding to different requirement ends, respectively, wherein each of the operating procedures has a corresponding high-low temperature range that can be used as a temperature buffer zone so as to redistribute supply of the freezing capacity to each requirement end, thereby allowing the compressors thereof to operate smoothly and thus achieve energy saving as a result. The drawbacks of damaged pipelines are overcome that cause deficiency in freezing capacity as encountered in prior techniques.
    Type: Grant
    Filed: October 28, 2010
    Date of Patent: May 27, 2014
    Assignee: Chunghwa Telecom Co., Ltd.
    Inventors: Shyang-Yih Chen, Yu-Huan Wang, Chen-Kun Hsu, Ming-Hsien Pan, Pin-Chuan Chen, Ya-Ru Yang, Yan-Shao Lin
  • Patent number: 8528347
    Abstract: A method for controlling the freezing capacity of a fixed-frequency freezing AC ice-water system, by using temperature buffer difference of individual requirement ends to control the number of operating compressors in a fixed-frequency chiller and make each of the operating compressors have a usage rate close to 100%. Further, various operating procedures are defined for the requirement ends and each of the operating procedures has an individually defined high-low temperature range such that the freezing capacity supply cycle or startup cycle of the fixed-frequency chiller can be adjusted by using the high-low temperature ranges of the operating procedures as temperature buffer strips, thereby allowing the compressors in the fixed-frequency chiller to operate collectively in order to save energy.
    Type: Grant
    Filed: October 14, 2010
    Date of Patent: September 10, 2013
    Assignee: Chunghwa Telecom Co., Ltd.
    Inventors: Shyang-Yih Chen, Yu-Huan Wang, Chen-Kun Hsu, Ming-Hsien Pan, Pin-Chuan Chen, Ya-Ru Yang, Yan-Shao Lin
  • Publication number: 20120000215
    Abstract: A method for controlling freezing capacity of a variable-frequency freezing AC ice-water system separates the freezing capacity of each individual requirement end so as to reduce sudden or peak concentrating freezing demand and relieve variable-frequency load demand, and defines operating procedures corresponding to different requirement ends, respectively, wherein each of the operating procedures has a corresponding high-low temperature range that can be used as a temperature buffer zone so as to redistribute supply of the freezing capacity to each requirement end, thereby allowing the compressors thereof to operate smoothly and thus achieve energy saving as a result. The drawbacks of damaged pipelines are overcome that cause deficiency in freezing capacity as encountered in prior techniques.
    Type: Application
    Filed: October 28, 2010
    Publication date: January 5, 2012
    Applicant: CHUNGHWA TELECOM CO., LTD.
    Inventors: Shyang-Yih Chen, Yu-Huan Wang, Chen-Kun Hsu, Ming-Hsien Pan, Pin-Chuan Chen, Ya-Ru Yang, Yan-Shao Lin
  • Publication number: 20120000214
    Abstract: A method for controlling the freezing capacity of a fixed-frequency freezing AC ice-water system, by using temperature buffer difference of individual requirement ends to control the number of operating compressors in a fixed-frequency chiller and make each of the operating compressors have a usage rate close to 100%. Further, various operating procedures are defined for the requirement ends and each of the operating procedures has an individually defined high-low temperature range such that the freezing capacity supply cycle or startup cycle of the fixed-frequency chiller can be adjusted by using the high-low temperature ranges of the operating procedures as temperature buffer strips, thereby allowing the compressors in the fixed-frequency chiller to operate collectively in order to save energy.
    Type: Application
    Filed: October 14, 2010
    Publication date: January 5, 2012
    Applicant: CHUNGHWA TELECOM CO., LTD.
    Inventors: Shyang-Yih Chen, Yu-Huan Wang, Chen-Kun Hsu, Ming-Hsien Pan, Pin-Chuan Chen, Ya-Ru Yang, Yan-Shao Lin