Abstract: A power-on reset system includes a reset signal generator, a power-on reset module and a D flip-flop. The reset signal generator generates a reset enable signal when powered on, and the reset enable signal is input to the power-on reset module and the D flip-flop. An output end of the power-on reset module is connected with a clock end of the D flip-flop, an output end of the D flip-flop is connected with a control end of the power-on reset module, and an output signal of the power-on reset module controls the output reset signal of the D flip-flop. When a voltage of the enable end of the power-on reset module is a high level, the power-on reset module is turned off. In such a way, the entire power-on reset system generates no power consumption, thereby improving the working performance of the entire system chip.

Abstract: A duty cycle correction circuit includes a sawtooth wave generating unit, a voltage regulating unit, a differential comparator, a differential amplifier and low-pass filters. The sawtooth wave generating unit converts a narrow pulse signal into a sawtooth wave signal with a duty cycle of 50% which is input into the differential comparator. The voltage regulating unit regulates an input voltage value of a non-inverting input terminal of the differential comparator. The differential comparator compares a voltage difference between input signals of input terminals and outputs an output clock signal. The low-pass filters input DC components to the differential amplifier which amplifies the DC signals and output to the voltage regulating unit. The duty cycle correction circuit has a small chip occupying area to realize high integration of the chip, and the duty cycle of the output clock is accurately corrected to ensure the stability of the output clock frequency.

Abstract: A clock generation circuit, includes a first current source, a resistor connected to the first current source, a second current source, a first demux circuit connected to the second current source, a second demux circuit connected to the second current source, a capacitor connected to the first demux circuit and the second demux circuit, a first comparator connected to the first current source and the capacitor, a second comparator connected to the first current source and the capacitor, and a RS trigger connected both to the first comparator and the second comparator. The present invention has simple structure, small process variation, and lower cost, and is able to improve the accuracy of the clock with maximum possibility.

Abstract: A clock generation circuit, includes a first current source, a resistor connected to the first current source, a second current source, a first demux circuit connected to the second current source, a second demux circuit connected to the second current source, a capacitor connected to the first demux circuit and the second demux circuit, a first comparator connected to the first current source and the capacitor, a second comparator connected to the first current source and the capacitor, and a RS trigger connected both to the first comparator and the second comparator. The present invention has simple structure, small process variation, and lower cost, and is able to improve the accuracy of the clock with maximum possibility.