Patents by Inventor Yang Lu
Yang Lu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20260237417Abstract: Apparatuses and techniques for implementing refresh latency indication for refresh operations are described. A memory system may separate memory dies into different ranks. Sending separate refresh commands to each rank congests the command bus. Sending a common refresh command to multiple ranks, on the other hand, causes a large current spike as many dies initiate the refresh operation at the same time. To efficiently prevent the large current spike and thereby lower the costs of a power delivery network, different dies can delay initiation of the refresh commands by different amounts. To do so, a host device can program different dies with different refresh latency indications, which determine lengths of each delay period before starting the refresh operation. The dies can also operate based on an enablement indication that enables the refresh latency mechanism. Staggering the start times of refresh operations can also control current spikes without regard to ranks.Type: ApplicationFiled: February 13, 2025Publication date: August 13, 2026Applicant: Micron Technology, Inc.Inventors: Yang Lu, Gary Lynn Howe, Kang-Yong Kim
-
Publication number: 20260237421Abstract: Apparatuses and techniques for reporting a notification-type event are described. In an example aspect, a memory device includes a dedicated notification pin for reporting one or more notification-type events to a memory controller. Through the notification pin, the memory device can indicate an occurrence of various notification-type events, one or more of which can be associated with mitigating usage-based disturbance. In contrast to an alert pin, the notification pin enables an operation of the memory controller to continue uninterrupted. In other words, notification-type events that are reported via the notification pin do not need to interrupt an operation of the memory controller. In this way, the notification pin can be used to communicate notifications without degrading performance of the memory controller. Also, with a dedicated notification pin, the memory controller can avoid continuously polling mode registers of the memory device for information, thereby conserving power and temporal resources.Type: ApplicationFiled: February 11, 2025Publication date: August 13, 2026Applicant: Micron Technology, Inc.Inventors: Yang Lu, Matthew A. Prather, Gary Lynn Howe, Kang-Yong Kim
-
Patent number: 12707329Abstract: An apparatus for transmitting and receiving signals, applicable to a first integrated access and backhaul node donor central unit (IAB-donor-CU) includes a first controller configured to: transmit a traffic offload request to a second TAB-donor-CU; and receive a reply of agreement of traffic offload or a reply of rejection of traffic offload transmitted by the second TAB-donor-CU.Type: GrantFiled: November 1, 2023Date of Patent: August 11, 2026Assignee: 1FINITY Inc.Inventors: Su Yi, Yang Lu, Meiyi Jia, Guorong Li
-
Publication number: 20260229270Abstract: Apparatuses and techniques for implementing self-refresh status indications for self-refresh exit are described. To save power, a memory device can control refresh operations, but the memory device is typically unavailable in this self-refresh mode. During self-refresh exiting, the memory device typically remains unavailable for normal array access operations while concluding any refresh operations that are already in progress. Portions of the memory array, however, are usually not performing a refresh operation. To enable a host device to perform read and write operations on these available portions during the self-refresh exit time, the memory device provides an indication of a self-refresh status in example implementations. The indication can be a Boolean variable that pertains to an entire array. Alternatively, the indication can include multiple bits that respectively correspond to multiple portions, such as memory banks or bank groups. In this way, the host device can return to normal operations sooner.Type: ApplicationFiled: February 4, 2025Publication date: August 6, 2026Applicant: Micron Technology, Inc.Inventors: Yang Lu, HyunYoo Lee, Kang-Yong Kim
-
Patent number: 12698184Abstract: Various embodiments are directed to determining an elevator car position within an elevator shaft using footprint representations or descriptions of frequency spectrum data at reference positions along the elevator shaft. In one aspect, an example method is provided. The method includes determining reference frequency spectrum data for each of a plurality of reference positions along the elevator shaft and generating a footprint associated with each reference position based at least in part on a plurality of frequency peaks within the reference frequency spectrum data for each reference positions. The method further includes obtaining real-time frequency spectrum data associated with the elevator car within the elevator shaft and determining an estimated position of the elevator car based at least in part on comparing the real-time frequency spectrum data with a plurality of footprints associated with the plurality of reference positions.Type: GrantFiled: October 14, 2022Date of Patent: August 4, 2026Assignee: HONEYWELL INTERNATIONAL INC.Inventors: En Yi Chen, Yang Lu, Hong Lei Jiang
-
Publication number: 20260204307Abstract: Apparatuses and techniques for performing serialized update procedures during a refresh period are described. In example aspects, a memory device performs a normal refresh operation, which refreshes multiple rows simultaneously. The refreshed rows are associated with different refresh sections and different column segments. While refreshing the rows and prior to an end of a refresh cycle time (tRFC), the memory device updates, in a serialized manner, usage-based-disturbance data that is stored within the refreshed rows. In particular, the memory device performs, in series, multiple update procedures, which overwrites values of the usage-based-disturbance data that are stored within the refreshed rows. For example, the multiple update procedures can set values of activation counts that are stored within the refreshed rows to a predetermined value.Type: ApplicationFiled: January 10, 2025Publication date: July 16, 2026Applicant: Micron Technology, Inc.Inventors: Yang Lu, Donald Morgan, QiaoHua Dong
-
Patent number: 12678385Abstract: A nail polish glue and a preparation method and application thereof are provided. The nail polish glue includes the following components in parts by weight: 15-57 parts of an acrylate prepolymer, 20-52 parts of an acrylate active monomer, 5-10 parts of a photoinitiator, 5-10 parts of mercaptan, 5-10 parts of an additive, and 3-8 parts of a colorant. The nail polish glue of the present disclosure has low odor and environmental friendliness, is convenient to operate and package, can be directly applied without using a primer and a seal, and has the adhesion of the primer and the gloss retention of the seal. Through reasonable collocation and mutual complement of the amount of components, excellent mechanical properties including hardness, adhesion and wear resistance, which are significantly improved, are effectively achieved.Type: GrantFiled: March 31, 2023Date of Patent: July 14, 2026Inventor: Yang Lu
-
Patent number: 12682945Abstract: Single (1T) and multi (MT) memory cell architectures may be included in a same memory array. In some embodiments, the individual memory cells of the MT memory cells may have a same polarity. In some embodiments, the individual memory cells of the MT memory cells may have complementary polarity. In some examples, digit lines at memory mats and edge memory mats may be folded for MT memory cells. In some examples, digit lines may be rerouted through local input-output line breaks for the MT memory cells. In some examples, the LIO lines from the MT memory cells may be twisted. In some examples, larger sense amplifiers may be used for the MT memory cells.Type: GrantFiled: June 18, 2024Date of Patent: July 14, 2026Assignee: Micron Technology, Inc.Inventors: Yang Lu, Toby D. Robbs, Christopher J. Kawamura, Kang-Yong Kim
-
Publication number: 20260197070Abstract: An apparatus for detecting beam failure for a beam failure detection reference signal set of a serving cell includes: a receiver configured to receive a beam failure instance indication in each of two beam failure detection reference signal sets configured for a serving cell; and processor circuitry configured to: increment, when the receiver receives a beam failure instance indication in a BFD-RS set which is included in the two BFD-RS sets, a beam failure indication count of the BFD-RS set by 1, trigger, in a case where the beam failure indication count of the BFD-RS set is greater than or equal to a beam failure instance maximum count for BFD-RS set, beam failure recovery for the BFD-RS set of the serving cell.Type: ApplicationFiled: March 3, 2026Publication date: July 9, 2026Applicant: 1FINITY Inc.Inventors: Meiyi JIA, Xin WANG, Yang LU, Su YI
-
Publication number: 20260195070Abstract: Systems, apparatuses, and methods related to bloom filter implementation into a controller are described. A memory device is coupled to a memory controller. The memory controller is configured to implement a counting bloom filter, increment the counting bloom filter in response to a row activate command of the memory device, determine whether a value of the counting bloom filter exceeds a threshold value, and perform an action in response to the value exceeding the threshold value.Type: ApplicationFiled: March 5, 2026Publication date: July 9, 2026Inventors: Edmund J. Gieske, Cagdas Dirik, Elliott C. Cooper-Balis, Robert M. Walker, Amitava Majumdar, Sujeet Ayyapureddi, Yang Lu, Ameen D. Akel, Niccolò Izzo, Danilo Caraccio, Markus H. Geiger
-
Patent number: 12677234Abstract: A request for registration by a User Equipment (UE) to a cellular network is handled. The geographical coverage of the cellular network is divided into a plurality of tracking areas, each tracking area having a respective identifier. A registration request message is communicated from the UE to the cellular network via an access node. Where the registration request is rejected, a registration rejection message is communicated in response. The registration request message and/or the registration rejection message includes the identifier for each of one or more tracking areas to which the respective message applies.Type: GrantFiled: August 4, 2022Date of Patent: July 7, 2026Assignee: VODAFONE GROUP SERVICES LIMITEDInventors: Christopher Pudney, Yang Lu
-
Publication number: 20260189149Abstract: Embodiments of the present disclosure provide a half-bridge flyback converter, a control method, and a control circuit. The control method includes: controlling a second primary switching transistor to be ON for a first duration in a first switching period in a case where the half-bridge flyback converter operates in a free resonant state, and in response to detecting, based on sampled voltage information of a secondary power circuit, that the second primary switching transistor is turned on, controlling a secondary switching transistor to be ON for a second duration, such that the half-bridge flyback converter is reverse-magnetized to generate a negative magnetizing current, and thus a voltage across the first primary switching transistor is reduced to zero. By controlling the first primary switching transistor to turn on, zero-voltage switching of the first primary switching transistor is achieved. With the method, noise of the half-bridge flyback converter is reduced.Type: ApplicationFiled: December 29, 2025Publication date: July 2, 2026Inventors: Changle Xu, Yang Lu, Lin Feng, Jianlong Gao, Nan Wang
-
Publication number: 20260189368Abstract: Embodiments of this application disclose a blockchain key-based data processing method and apparatus. The method includes obtaining communication channels respectively communicating with N clients, and respectively performing key shard negotiation with the N clients to obtain a local private key shard and a complete public key; receiving signature requests transmitted by M?1 clients in the N clients, and obtaining identity association information in the M?1 signature requests; if the identity association information in the M?1 signature requests is legitimate identity information, determining a client that is in the M?1 clients as a target client, and obtaining service execution data associated with the target client; and if the service execution data conforms to a risk management policy corresponding to identity association information of the target client, jointly participating in joint signature processing on the blockchain service with the M?1 clients.Type: ApplicationFiled: September 5, 2025Publication date: July 2, 2026Inventors: Hu LAN, Jun LIANG, Like SHU, Shitao XU, Chaojie QI, Zongyou WANG, Yang LU, Yifang SHI, Gengliang ZHU, Hanqing LIU, Qucheng LIU, Zhiyong LIAO, Yangjun HUANG, Zuodong LIANG, Guihong HUANG, Hui ZHANG, Yang MO, Zimin CHEN, Lisen LI, Tao FAN
-
Patent number: 12671443Abstract: Methods, systems, and devices related to mapping a plurality of pairs of bits of a memory transfer block (MTB) to a plurality of linked (LK) die input/output (LDIO) lines coupling a LK die to an interface (IF) die. The plurality of pairs of bits of the MTB can be communicated from the LK die to the IF die via the plurality of LDIO lines. Responsive to a failure of one of the plurality of LDIO lines, a Bose-Chaudhuri-Hocquenghem (BCH) error correction can be performed on the pairs of bits mapped to the failed LDIO line. Each of the plurality of pairs of bits is a respective symbol for the BCH error correction.Type: GrantFiled: August 23, 2024Date of Patent: June 30, 2026Assignee: Micron Technology, Inc.Inventors: Marco Sforzin, Paolo Amato, Yang Lu
-
Patent number: 12671908Abstract: An exposure control method includes: calculating a long-exposure brightness mean value of pixels of darker (N?X) kinds of brightness among N kinds of brightness values of a long exposure image, wherein a total number of pixels of brightest X kinds of brightness values among the N kinds of brightness values is a long-exposure bright pixel number; when the long-exposure brightness mean value doesn't approximate to a long-exposure target brightness mean value, adjusting exposure setting for generating/modifying the long exposure image to make the two brightness mean values be similar/equal; determining brightest K pixels of a short exposure image, wherein the K is equal to the long-exposure bright pixel number; calculating a short-exposure brightness mean value; and when the short-exposure brightness mean value doesn't approximate to a short-exposure target brightness mean value, adjusting exposure setting for generating/modifying the short exposure image to make the two brightness mean values be similar/equal.Type: GrantFiled: November 11, 2024Date of Patent: June 30, 2026Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Xiao-Yu Chen, Gang Shen, Yang Lu, Dong-Yu He
-
Patent number: 12672200Abstract: A message transmission apparatus, applicable to a first integrated access and backhaul node (IAB-node) includes: a receiver configured to: receive a second radio resource control (RRC) reconfiguration message for path migration of a second IAB-node while the first IAB-node is still connected with source parent node, the second radio resource control (RRC) reconfiguration message being transmitted by a donor central unit (donor-CU), the second IAB-node is a downstream child node of the first IAB-node; and receive a first RRC reconfiguration message for path migration of the first IAB-node, the first RRC reconfiguration message being transmitted by the donor-CU; and a transmitter configured to forward, to the second IAB-node, the second RRC reconfiguration message which is withhold until random access of the first IAB-node is successful.Type: GrantFiled: October 30, 2023Date of Patent: June 30, 2026Assignee: 1FINITY Inc.Inventors: Yang Lu, Su Yi, Meiyi Jia, Guorong Li
-
Patent number: 12670945Abstract: A value associated with a number of accesses of a word line and a length of said accesses may be stored on said word line. A timer may provide a periodic signal that increments a counter to update the value. The updated value may then be written back to the word line. In some examples, a memory device including the word lines may have a specification that prevents the word line from closing prior to writing the updated value to the word line.Type: GrantFiled: April 8, 2024Date of Patent: June 30, 2026Assignee: Micron Technology, Inc.Inventors: Yuan He, Yang Lu, Dong Pan, Kang-Yong Kim
-
Patent number: 12665047Abstract: Apparatuses and techniques for implementing usage-based disturbance (UBD) counter repair are described. In example implementations, a memory device includes multiple memory rows, multiple corresponding UBD counters, a register, and a spare UBD counter. If a UBD counter is faulty, logic can substitute the spare UBD counter. To do so, the logic can store a row address corresponding to the faulty UBD counter in the register. The logic can increment a value in the spare UBD counter responsive to a row activation corresponding to the stored row address. A mitigation procedure on a row that may be affected by the activation can be performed based on the value. A host device can control, at least partially, the UBD counter repair process. In these manners, a repair of a faulty UBD counter can be accomplished faster and/or with fewer resources as compared to replacing a memory row and corresponding UBD counter.Type: GrantFiled: April 12, 2024Date of Patent: June 23, 2026Assignee: Micron Technology, Inc.Inventors: Yang Lu, Yuan He, Kang-Yong Kim, Dong Pan
-
Patent number: 12656961Abstract: Apparatuses and techniques for reporting multiple events associated with mitigating usage-based disturbance are described. In an example aspect, a memory device can report to a memory controller various events associated with mitigating usage-based disturbance. This includes notifying the memory controller of events associated with a first event category and alerting the memory controller of events associated with a second event category. For events associated with the first event category, there can be a smaller risk of an alert condition occurring if the memory controller does not take action. For events associated with the second event category, there can be a larger risk of an alert condition occurring if the memory controller does not take action. By reporting these multiple events by category, the memory device empowers the memory controller to take appropriate action and efficiently manage available resources for mitigating usage-based-disturbance.Type: GrantFiled: August 29, 2024Date of Patent: June 16, 2026Assignee: Micron Technology, Inc.Inventors: Yang Lu, Kang-Yong Kim
-
Patent number: 12656958Abstract: Apparatuses and techniques for implementing collision avoidance for bank-shared circuitry that supports usage-based disturbance mitigation are described. A memory device includes bank-shared circuitry coupled to multiple banks. The bank-shared circuitry can support usage-based disturbance mitigation. By using the bank-shared circuitry to service multiple banks, the memory device can have a smaller footprint and can be cheaper to manufacture compared to other memory devices with circuitry dedicated for each bank. To avoid conflicts associated with some sequences of commands that may relate to a same bank or different banks and utilize the bank-shared circuitry, the memory controller applies an appropriate timing offset (or delay) between commands. The timing offset allows the memory device time to finish utilizing the bank-shared circuitry for usage-based disturbance mitigation prior to utilizing the bank-shared circuitry in accordance with a subsequent command.Type: GrantFiled: April 5, 2024Date of Patent: June 16, 2026Assignee: Micron Technology, Inc.Inventors: Kang-Yong Kim, Yang Lu, Wonjun Choi, Mark Kalei Hadrick