Patents by Inventor Yann Loisel
Yann Loisel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220292183Abstract: Systems and methods are disclosed for secure control flow prediction. Some implementations may be used to eliminate or mitigate the Spectre-class of attacks in a processor. For example, an integrated circuit (e.g., a processor) for executing instructions may include a control flow predictor with entries that include branch target addresses associated with instructions. The branch target addresses may be predictions. A context tag associated with an entry may be compared to a context identifier associated with a currently executing process. Responsive to a mismatch between the context tag and the context identifier, the control flow predictor may provide an alternate value in place of a branch target address.Type: ApplicationFiled: May 27, 2022Publication date: September 15, 2022Applicant: SiFive, Inc.Inventors: Alex Solomatnikov, Krste Asanovic, Yann Loisel, Cyril Bresch
-
Patent number: 11443071Abstract: Systems and methods are disclosed for secure debug architecture. For example, an integrated circuit (e.g., a processor) for executing instructions includes a processor core configured to execute instructions; a debug interface comprising two or more conductors with input/output drivers configured to, when enabled, transmit and receive signals between the processor core and an external host device via the two or more conductors; and wherein the integrated circuit is configured to: receive a request from a host device for access to the integrated circuit via the debug interface; responsive to the request, generate a random number; transmit the random number from the integrated circuit to the host device via the debug interface; receive, from the host device via the debug interface, input data that has been encrypted using the random number as a key; and decrypt the input data using the random number as a key.Type: GrantFiled: February 13, 2020Date of Patent: September 13, 2022Assignee: SiFive, Inc.Inventors: Yann Loisel, Frank Lhermet
-
Publication number: 20210256164Abstract: Systems and methods are disclosed for secure debug architecture. For example, an integrated circuit (e.g., a processor) for executing instructions includes a processor core configured to execute instructions; a debug interface comprising two or more conductors with input/output drivers configured to, when enabled, transmit and receive signals between the processor core and an external host device via the two or more conductors; and wherein the integrated circuit is configured to: receive a request from a host device for access to the integrated circuit via the debug interface; responsive to the request, generate a random number; transmit the random number from the integrated circuit to the host device via the debug interface; receive, from the host device via the debug interface, input data that has been encrypted using the random number as a key; and decrypt the input data using the random number as a key.Type: ApplicationFiled: February 13, 2020Publication date: August 19, 2021Inventors: Yann Loisel, Frank Lhermet
-
Patent number: 10797857Abstract: The invention relates to methods of interleaving payload data and integrity control data in an external memory interfaced with a microcontroller to improve data integrity check, enhance data confidentiality and save internal memory. Data words are received for storing in the external memory. Each data word is used to generate a respective integrity word, while an associated logic address is translated to two physical addresses in the external memory, one for the data word and the other for the integrity word. The two physical addresses for the data and integrity words are interleaved in the external memory, and sometimes, in a periodic scheme. In particular, each data word may be associated to an integrity sub-word included in an integrity word having the same length with that of a data word. The external memory may have dedicated regions for the data words and the integrity words, respectively.Type: GrantFiled: May 30, 2012Date of Patent: October 6, 2020Assignee: Maxim Integrated Products, Inc.Inventors: Vincent Debout, Frank Lhermet, Yann Loisel, Alain-Christophe Rollet
-
Patent number: 9245702Abstract: A tamper resistant keypad includes one or more key assemblies having a resilient key member and a contact. The resilient key member is configured to flex when the key assembly is depressed to allow the contact to close a key press detection circuit on a circuit board to register a key press. A tamper detection switch assembly at least partially surrounds the resilient key member. The tamper detection switch assembly is configured to detect attempts to access the key assembly.Type: GrantFiled: July 25, 2013Date of Patent: January 26, 2016Assignee: Maxim Integrated Products, Inc.Inventors: Alain-Christophe Rollet, Yann Loisel
-
Patent number: 8513548Abstract: A tamper resistant keypad includes one or more key assemblies having a resilient key member and a contact. The resilient key member is configured to flex when the key assembly is depressed to allow the contact to close a key press detection circuit on a circuit board to register a key press. A tamper detection switch assembly at least partially surrounds the resilient key member. The tamper detection switch assembly is configured to detect attempts to access the key assembly.Type: GrantFiled: July 21, 2010Date of Patent: August 20, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Alain-Christophe Rollet, Yann Loisel
-
Publication number: 20120311239Abstract: The invention relates to methods of interleaving payload data and integrity control data in an external memory interfaced with a microcontroller to improve data integrity check, enhance data confidentiality and save internal memory. Data words and are received for storing in the external memory. Each data word is used to generate a respective integrity word, while an associated logic address is translated to two physical addresses in the external memory, one for the data word and the other for the integrity word. The two physical addresses for the data and integrity words are interleaved in the external memory, and sometimes, in a periodic scheme. In particular, each data word may be associated to an integrity sub-word included in an integrity word having the same length with that of a data word. The external memory may have dedicated regions for the data words and the integrity words, respectively.Type: ApplicationFiled: May 30, 2012Publication date: December 6, 2012Applicant: Maxim Integrated Products, Ic.Inventors: Vincent Debout, Frank Lhermet, Yann Loisel, Alain-Christophe Rollet
-
Publication number: 20120018288Abstract: A tamper resistant keypad includes one or more key assemblies having a resilient key member and a contact. The resilient key member is configured to flex when the key assembly is depressed to allow the contact to close a key press detection circuit on a circuit board to register a key press. A tamper detection switch assembly at least partially surrounds the resilient key member. The tamper detection switch assembly is configured to detect attempts to access the key assembly.Type: ApplicationFiled: July 21, 2010Publication date: January 26, 2012Applicant: MAXIM INTEGRATED PRODUCTS, INC.Inventors: Alain-Christophe Rollet, Yann Loisel
-
Publication number: 20050125681Abstract: A method and device are disclosed for executing applications that involve secure transactions and or conditional access to valuable contents and/or services. The device includes an integrated circuit that has a central processing unit, an internal memory, input/output connections for external memory and connection ports for an external interface circuit incorporated on a single chip. The internal memory includes a secured memory area accessible to the central processing unit only. The secret memory area contains a secret encryption key used for encryption of sensitive data stored in the extenal memory. Preferably, the chip includes a random number generator. A hash value is obtained from a random number generated by the random number generator, the random number with its hash value are encrypted with the secret key, and the encrypted random number with its hash value are stored in the external memory. As a result, the device has a chip that is uniquely paired with the external memory.Type: ApplicationFiled: January 7, 2003Publication date: June 9, 2005Applicant: SCM Microsystems GmbHInventors: Philipe Bressy, Yann Loisel
-
Publication number: 20040190872Abstract: The invention concerns a method for local recording of digital data received by a transmission network, which consists in encrypting the digital data received with a local recording key (KLEA) and in locally storing the encrypted data (7). The method is characterized in that it comprises the following steps: generating a content key (CK), combining the content key (CK) and a base key (BK) to obtain the local recording key (KLEA), storing the content key (CK) and the encrypted data (7) together with the local recording key (KLEA). The invention is particularly applicable to local recording of digital data derived from digital television broadcasting.Type: ApplicationFiled: January 22, 2004Publication date: September 30, 2004Inventor: Yann Loisel
-
Publication number: 20030026428Abstract: For transmitting confidential data, two devices (D1, D2) are linked through a transmission channel which is secured by symmetric encryption with a shared secret session key.Type: ApplicationFiled: July 29, 2002Publication date: February 6, 2003Inventor: Yann Loisel