Patents by Inventor Yanyi Liu Wong

Yanyi Liu Wong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9767861
    Abstract: A circuit provides a regulated voltage supply for other circuits. The circuit includes a bias current source and a reference voltage source. The circuit includes a pass transistor and a feedback transistor. The pass transistor receives input from the feedback transistor that generates a regulated voltage at a terminal of the pass transistor. The feedback transistor receives inputs from the regulated voltage of the pass transistor and the reference voltage source. The feedback transistor provides voltage for the input of the pass transistor, thereby controlling the regulated voltage generated by the pass transistor. The regulated voltage generated by the pass transistor is provided as a regulated voltage supply to other circuits.
    Type: Grant
    Filed: July 28, 2015
    Date of Patent: September 19, 2017
    Assignee: Synopsys, Inc.
    Inventors: Troy N. Gilliland, Yanyi Liu Wong
  • Publication number: 20170033687
    Abstract: A circuit provides a regulated voltage supply for other circuits. The circuit includes a bias current source and a reference voltage source. The circuit includes a pass transistor and a feedback transistor. The pass transistor receives input from the feedback transistor that generates a regulated voltage at a terminal of the pass transistor. The feedback transistor receives inputs from the regulated voltage of the pass transistor and the reference voltage source. The feedback transistor provides voltage for the input of the pass transistor, thereby controlling the regulated voltage generated by the pass transistor. The regulated voltage generated by the pass transistor is provided as a regulated voltage supply to other circuits.
    Type: Application
    Filed: July 28, 2015
    Publication date: February 2, 2017
    Inventors: Troy N. Gilliland, Yanyi Liu Wong
  • Patent number: 9360926
    Abstract: Methods and systems for storing data are disclosed. The systems are configured to perform the methods and the methods may include, for example, receiving electronic data to be stored, partitioning the data into multiple segments, and storing each segment in a memory during a separate write cycle. The methods may also include programming a compensation load so that power provided by a power supply during the storing of each segment is substantially the same.
    Type: Grant
    Filed: August 1, 2014
    Date of Patent: June 7, 2016
    Assignee: Synopsys, Inc.
    Inventors: Yanyi Liu Wong, Vikramaditya Kundur, Agustinus Sutandi, Ross Peterson, Rebecca Shiu Yun Cheng, Troy Gilliland, Martin Niset
  • Publication number: 20160034015
    Abstract: Methods and systems for storing data are disclosed. The systems are configured to perform the methods and the methods may include, for example, receiving electronic data to be stored, partitioning the data into multiple segments, and storing each segment in a memory during a separate write cycle. The methods may also include programming a compensation load so that power provided by a power supply during the storing of each segment is substantially the same.
    Type: Application
    Filed: August 1, 2014
    Publication date: February 4, 2016
    Inventors: Yanyi Liu Wong, Vikramaditya Kundur, Agustinus Sutandi, Ross Peterson, Rebecca Shiu Yun Cheng, Troy Gilliland, Martin Niset
  • Patent number: 9230674
    Abstract: A memory system with improved power consumption and operation speed. A memory system performs a data read operation in a low power read mode to improve operation speed and reduce power consumption by biasing bit cells in the memory system at a negative voltage. The use of the negative voltage minimizes changing of voltages of the bit cells. Additionally, the memory system performs data read operation in a margin read mode to improve accuracy of the reading by biasing the bit cells at a positive voltage.
    Type: Grant
    Filed: October 22, 2014
    Date of Patent: January 5, 2016
    Assignee: Synopsys, Inc.
    Inventors: Yanyi Liu Wong, Agustinus Sutandi
  • Patent number: 9178508
    Abstract: Embodiments relate to a single multi-output high-voltage (HV) switch configured to pass multiple HV signals in semiconductor integrated circuits, such as a memory device. By utilizing a single HV switch that shares multiple components, area is reduced and fewer numbers of transistor devices are used to reduce cost. The shared components are selected such that the HV switch configuration provides functionality similar to traditional multiple HV switch configurations. Specifically, common logic shared across different branches of the single HV switch enables the single HV switch to provide multiple HV signals.
    Type: Grant
    Filed: March 4, 2014
    Date of Patent: November 3, 2015
    Assignee: Synopsys, Inc.
    Inventor: Yanyi Liu Wong
  • Publication number: 20150256171
    Abstract: Embodiments relate to a single multi-output high-voltage (HV) switch configured to pass multiple HV signals in semiconductor integrated circuits, such as a memory device. By utilizing a single HV switch that shares multiple components, area is reduced and fewer numbers of transistor devices are used to reduce cost. The shared components are selected such that the HV switch configuration provides functionality similar to traditional multiple HV switch configurations. Specifically, common logic shared across different branches of the single HV switch enables the single HV switch to provide multiple HV signals.
    Type: Application
    Filed: March 4, 2014
    Publication date: September 10, 2015
    Applicant: Synopsys, Inc.
    Inventor: Yanyi Liu Wong
  • Patent number: 8193835
    Abstract: An example of a circuit for generating high-voltage switching at an output terminal of the circuit includes a pair of n-type metal oxide semiconductor (NMOS) transistors responsive to input signals to generate a first voltage signal in a preset mode. The circuit also includes a predefined number of n-type cascode stages coupled between the output terminal and the pair of NMOS transistors to enable propagation of the first voltage signal to the output terminal. Further, the circuit includes a predefined number of p-type cascode stages coupled to the output terminal to enable propagation of the first voltage signal to an input voltage supply to the circuit. Furthermore, the circuit includes a first pair of cross-coupled p-type metal oxide semiconductor (PMOS) transistors coupled to the input voltage supply. The circuit includes a pair of PMOS transistors, coupled between the first pair of cross-coupled PMOS transistors and the p-type cascode stage.
    Type: Grant
    Filed: March 3, 2010
    Date of Patent: June 5, 2012
    Assignee: Synopsys Inc.
    Inventors: Yanyi Liu Wong, Rebecca Shiu Yun Cheng