Patents by Inventor Yao-Ting Tsai
Yao-Ting Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11967613Abstract: A semiconductor structure includes a substrate, and an active device and a passive device over the substrate. The active device is disposed in a first region of the substrate, and the passive device is disposed in a second region of the substrate. The semiconductor structure further includes a shielding structure and a passivation layer. The shielding structure includes a barrier layer and a ceiling layer. The barrier layer is on the passive device and the active device, and the ceiling layer is on the barrier layer. The passivation layer is under the barrier layer and covers a top surface of the passive device. An air cavity is defined by sidewalls of the barrier layer, a bottom surface of the ceiling layer, and the substrate.Type: GrantFiled: May 16, 2023Date of Patent: April 23, 2024Assignee: WIN SEMICONDUCTORS CORP.Inventors: Ju-Hsien Lin, Jung-Tao Chung, Shu-Hsiao Tsai, Hsi-Tsung Lin, Chen-An Hsieh, Yi-Han Chen, Yao-Ting Shao
-
Patent number: 11942993Abstract: An optical transmission device includes: a control module generate a control signal output which includes a slope adjust signal and a bias voltage offset adjust signal according to an input signal indicating a dispersion amount an electrical level adjust signal; a multi-level pulse amplitude modulator; and an asymmetrical optical modulator which is controlled by the slope adjust signal to be operated at one of a positive slope and a negative slope of a transfer function of the asymmetrical optical modulator itself, and is controlled by the bias voltage offset adjust signal of the control signal output to offset a bias voltage point of the asymmetrical optical modulator itself from a quadrature point of the transfer function, and modulates the multi-level pulse amplitude modulation signal to an optical signal to generate an optical modulate signal having a chirp.Type: GrantFiled: December 18, 2020Date of Patent: March 26, 2024Assignee: Molex, LLCInventors: Kuen-Ting Tsai, Wei-Hung Chen, Zuon-Min Chuang, Yao-Wen Liang
-
Patent number: 11914818Abstract: An electrical device and an operation control method are provided. The electronic device includes a touch module and a processor. The touch module includes a touchable region. The touchable region is divided into at least a first touchable region and a second touchable region. The first touchable region is configured to implement a first function. The second touchable region is configured to implement the first function and a second function. The processor is electrically connected to the touch module. When at least one first touch point is detected in the first touchable region, at least one second touch point is detected in the second touchable region, and the processor determines that a distance between the first touch point and the second touch point is within a predetermined distance, the second touchable region is switched to implementing the first function.Type: GrantFiled: June 21, 2022Date of Patent: February 27, 2024Assignee: ASUSTEK COMPUTER INC.Inventors: Yao-Yu Tsai, Chun-Tsai Yeh, Ya-Ting Chen
-
Publication number: 20240021266Abstract: A memory array is provided. The memory array includes multiple memory blocks, each including multiple data storage regions and multiple groups of word lines. Each group of word lines extend across one of the memory blocks. The groups of word lines are connected to multiple overlying signal lines through multiple groups of first word line contact regions in the memory blocks and multiple second word line contact regions between the memory blocks.Type: ApplicationFiled: July 18, 2022Publication date: January 18, 2024Applicant: Winbond Electronics Corp.Inventors: Yao-Ting Tsai, Che-Fu Chuang
-
Patent number: 11877447Abstract: Disposed are a semiconductor structure, a manufacturing method thereof and a flash memory. The semiconductor structure includes a substrate, first isolation structures, a gate structure and an oxide layer. The first isolation structures define a first active area in a peripheral region of the substrate. The oxide layer is disposed on the substrate in the first active area and covered by the first isolation structures. The oxide layer and the first isolation structures define an opening exposing the substrate. The gate structure is disposed on the substrate in the first active area and includes a gate dielectric layer disposed in the opening and a gate disposed on the gate dielectric layer. The oxide layer is located around the gate dielectric layer. The width of the bottom surface of the gate is less than that of the top surface of the first active area.Type: GrantFiled: April 10, 2023Date of Patent: January 16, 2024Assignee: Winbond Electronics Corp.Inventors: Yao-Ting Tsai, Hsiu-Han Liao, Che-Fu Chuang
-
Patent number: 11839075Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a gate structure, and a first spacer. The gate structure includes a floating gate structure disposed on the substrate, an inter-gate dielectric layer disposed on the floating gate structure, and a control gate structure disposed on the inter-gate dielectric layer. The control gate structure includes an electrode layer disposed on the inter-gate dielectric layer, a contact layer disposed on the electrode layer, and a cap layer disposed on the contact layer. The first spacer is disposed on a sidewall of the control gate structure and covering the electrode, the contact layer and the cap layer. A bottom surface of the first spacer is positioned between a bottom surface and a top surface of the electrode layer.Type: GrantFiled: March 3, 2022Date of Patent: December 5, 2023Assignee: WINBOND ELECTRONICS CORP.Inventors: Chih-Jung Ni, Chuan-Chi Chou, Yao-Ting Tsai
-
Patent number: 11818884Abstract: A method for manufacturing a non-volatile memory device is provided. The method includes forming a trench through a sacrificial layer and extending into a substrate, filling a first insulating material into the trench, and implanting a dopant in the first insulating material by an implantation process. Then, the first insulating material is partially removed to form a first recess between the sacrificial layers. The lowest point of the first recess is lower than the top surface of the substrate. The method includes filling a second insulating material in the first recess and removing the sacrificial layer to form a second recess adjacent to the second insulating material. The method includes forming a first polycrystalline silicon layer in the second recess, and sequentially forming a dielectric layer and a second polycrystalline silicon layer on the first polycrystalline silicon layer.Type: GrantFiled: December 8, 2021Date of Patent: November 14, 2023Assignee: WINBOND ELECTRONICS CORP.Inventors: Chien-Hsien Wu, Chun-Hung Lin, Kao-Tsair Tsai, Yao-Ting Tsai
-
Patent number: 11805644Abstract: Provided is a manufacturing method of a memory device, including: forming a stacked layer on a substrate; patterning the stacked layer to form a plurality of openings in the stacked layer; forming a spacer on a sidewall of the openings; performing a first etching process by using the spacer as a mask to form a plurality of stack structures, wherein the spacer is embedded in the stack structures, such that a width of an upper portion of the stack structures is less than a width of a lower portion thereof; forming a dielectric layer on the stack structures and the spacer; and respectively forming a plurality of contact plugs on the substrate between the stack structures.Type: GrantFiled: January 3, 2022Date of Patent: October 31, 2023Assignee: Winbond Electronics Corp.Inventors: Jian-Ting Chen, Yao-Ting Tsai, Hsiu-Han Liao
-
Patent number: 11785769Abstract: A manufacturing method of semiconductor device is provided. In the manufacturing method, a tunneling dielectric layer, floating gates on the tunneling dielectric layer, an ONO layer on the floating gates, and control gates on the ONO layer are formed. During the formation of the floating gates and the control gates, reactive-ion etching (R.I.E.) is not used at all, and thus damage to the floating and control gates from high-density plasma is prevented, such as charge trap in the floating gates may be significantly reduced to improve the reliability of data storage.Type: GrantFiled: July 3, 2022Date of Patent: October 10, 2023Assignee: Winbond Electronics Corp.Inventors: Hsin-Huang Shen, Yu-Shu Cheng, Yao-Ting Tsai
-
Publication number: 20230255026Abstract: Disposed are a semiconductor structure, a manufacturing method thereof and a flash memory. The semiconductor structure includes a substrate, first isolation structures, a gate structure and an oxide layer. The first isolation structures define a first active area in a peripheral region of the substrate. The oxide layer is disposed on the substrate in the first active area and covered by the first isolation structures. The oxide layer and the first isolation structures define an opening exposing the substrate. The gate structure is disposed on the substrate in the first active area and includes a gate dielectric layer disposed in the opening and a gate disposed on the gate dielectric layer. The oxide layer is located around the gate dielectric layer. The width of the bottom surface of the gate is less than that of the top surface of the first active area.Type: ApplicationFiled: April 10, 2023Publication date: August 10, 2023Applicant: Winbond Electronics Corp.Inventors: Yao-Ting Tsai, Hsiu-Han Liao, Che-Fu Chuang
-
Publication number: 20230209820Abstract: Provided are a memory device and a method of manufacturing the same. The memory device includes: a stack structure; a first source/drain region and a second source/drain region located in a substrate beside the stack structure; a first self-aligned contact connected to the first source/drain region; a second self-aligned contact connected to the second source/drain region; a first liner structure located between the first self-aligned contact and a first sidewall of the stack structure; and a second liner structure located between the second self-aligned contact and a second sidewall of the stack structure. The first liner structure and the second liner structure are not connected and do not cover the stack structure.Type: ApplicationFiled: December 29, 2021Publication date: June 29, 2023Applicant: Winbond Electronics Corp.Inventors: Che-Fu Chuang, Yao-Ting Tsai, Hsiu-Han Liao
-
Patent number: 11678484Abstract: Disposed are a semiconductor structure, a manufacturing method thereof and a flash memory. The semiconductor structure includes a substrate, first isolation structures, a gate structure and an oxide layer. The first isolation structures define a first active area in a peripheral region of the substrate. The oxide layer is disposed on the substrate in the first active area and covered by the first isolation structures. The oxide layer and the first isolation structures define an opening exposing the substrate. The gate structure is disposed on the substrate in the first active area and includes a gate dielectric layer disposed in the opening and a gate disposed on the gate dielectric layer. The oxide layer is located around the gate dielectric layer. The width of the bottom surface of the gate is less than that of the top surface of the first active area.Type: GrantFiled: July 14, 2021Date of Patent: June 13, 2023Assignee: Winbond Electronics Corp.Inventors: Yao-Ting Tsai, Hsiu-Han Liao, Che-Fu Chuang
-
Publication number: 20230017264Abstract: Provided is a semiconductor device including a substrate, multiple first gate structures, and a protective structure. The substrate includes a first region and a second region. The first gate structures are disposed on the substrate in the first region. The protective structure conformally covers a sidewall of one of the first gate structures adjacent to the second region. The protective structure includes a lower portion and an upper portion disposed on the lower portion. The lower portion and the upper portion have different dielectric materials. A method of forming a semiconductor device is also provided.Type: ApplicationFiled: July 14, 2021Publication date: January 19, 2023Applicant: Winbond Electronics Corp.Inventors: Yu-Lung Wang, Yao-Ting Tsai, Jian-Ting Chen, Yuan-Huang Wei
-
Publication number: 20220336481Abstract: A manufacturing method of semiconductor device is provided. In the manufacturing method, a tunneling dielectric layer, floating gates on the tunneling dielectric layer, an ONO layer on the floating gates, and control gates on the ONO layer are formed. During the formation of the floating gates and the control gates, reactive-ion etching (R.I.E.) is not used at all, and thus damage to the floating and control gates from high-density plasma is prevented, such as charge trap in the floating gates may be significantly reduced to improve the reliability of data storage.Type: ApplicationFiled: July 3, 2022Publication date: October 20, 2022Applicant: Winbond Electronics Corp.Inventors: Hsin-Huang Shen, Yu-Shu Cheng, Yao-Ting Tsai
-
Patent number: 11424254Abstract: A semiconductor device and a manufacturing method of the same are provided. The semiconductor device includes a substrate, a plurality of floating gates, a tunneling dielectric layer, a plurality of control gates, and an ONO layer. The floating gates are located on the substrate, and the tunneling dielectric layer is located between the substrate and each of the floating gates. The control gates are located on the floating gates, and the ONO layer is located on two sidewalls of each of the control gates and between each of the control gates and each of the floating gates.Type: GrantFiled: December 13, 2019Date of Patent: August 23, 2022Assignee: WInbond Electronics Corp.Inventors: Hsin-Huang Shen, Yu-Shu Cheng, Yao-Ting Tsai
-
Publication number: 20220189975Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a gate structure, and a first spacer. The gate structure includes a floating gate structure disposed on the substrate, an inter-gate dielectric layer disposed on the floating gate structure, and a control gate structure disposed on the inter-gate dielectric layer. The control gate structure includes an electrode layer disposed on the inter-gate dielectric layer, a contact layer disposed on the electrode layer, and a cap layer disposed on the contact layer. The first spacer is disposed on a sidewall of the control gate structure and covering the electrode, the contact layer and the cap layer. A bottom surface of the first spacer is positioned between a bottom surface and a top surface of the electrode layer.Type: ApplicationFiled: March 3, 2022Publication date: June 16, 2022Inventors: Chih-Jung NI, Chuan-Chi CHOU, Yao-Ting TSAI
-
Publication number: 20220181339Abstract: A method for manufacturing a non-volatile memory device is provided. The method includes forming a trench through a sacrificial layer and extending into a substrate, filling a first insulating material into the trench, and implanting a dopant in the first insulating material by an implantation process. Then, the first insulating material is partially removed to form a first recess between the sacrificial layers. The lowest point of the first recess is lower than the top surface of the substrate. The method includes filling a second insulating material in the first recess and removing the sacrificial layer to form a second recess adjacent to the second insulating material The method includes forming a first polycrystalline silicon layer in the second recess, and sequentially forming a dielectric layer and a second polycrystalline silicon layer on the first polycrystalline silicon layer.Type: ApplicationFiled: December 8, 2021Publication date: June 9, 2022Inventors: Chien-Hsien WU, Chun-Hung LIN, Kao-Tsair TSAI, Yao-Ting TSAI
-
Publication number: 20220123007Abstract: Provided is a manufacturing method of a memory device, including: forming a stacked layer on a substrate; patterning the stacked layer to form a plurality of openings in the stacked layer; forming a spacer on a sidewall of the openings; performing a first etching process by using the spacer as a mask to form a plurality of stack structures, wherein the spacer is embedded in the stack structures, such that a width of an upper portion of the stack structures is less than a width of a lower portion thereof; forming a dielectric layer on the stack structures and the spacer; and respectively forming a plurality of contact plugs on the substrate between the stack structures.Type: ApplicationFiled: January 3, 2022Publication date: April 21, 2022Applicant: Winbond Electronics Corp.Inventors: Jian-Ting Chen, Yao-Ting Tsai, Hsiu-Han Liao
-
Patent number: 11302705Abstract: The present invention includes a semiconductor structure having a substrate, a gate structure, and a first spacer. The gate structure includes a floating gate structure, an inter-gate dielectric layer, and a control gate structure. The floating gate structure is disposed on the substrate. The inter-gate dielectric layer is disposed on the floating gate structure. The control gate structure is deposited on the inter-gate dielectric layer and includes an electrode layer, a contact layer and a cap layer. The electrode layer is disposed on the inter-gate dielectric layer. The contact layer is disposed on the electrode layer. The cap layer is disposed on the contact layer. The first spacer is disposed on sidewalls of the control gate structure and covers the electrode layer, the contact layer, and the cap layer. Furthermore, the bottom surface of the first spacer is disposed between the bottom surface and the top surface of the electrode layer.Type: GrantFiled: August 29, 2019Date of Patent: April 12, 2022Assignee: WINBOND ELECTRONICS CORP.Inventors: Chih-Jung Ni, Chuan-Chi Chou, Yao-Ting Tsai
-
Patent number: 11257922Abstract: A method for forming a self-aligned contact includes providing a substrate with a plurality of gate structures formed on the substrate. The method also includes forming a spacer liner on the gate structures and the substrate. The method also includes forming a sacrificial layer between the gate structures and on the gate structures. The method also includes forming a plurality of dielectric plugs through the sacrificial layer above the gate structures. The method also includes removing the sacrificial layer to form a plurality of contact openings between the gate structures. The method also includes forming an etch resistant layer conformally covering the sidewall and the bottom of the contact openings. The method also includes forming a plurality of contact plugs in the contact openings.Type: GrantFiled: April 3, 2019Date of Patent: February 22, 2022Assignee: WINBOND ELECTRONICS CORP.Inventors: Sih-Han Chen, Chien-Ting Chen, Yao-Ting Tsai, Hsiu-Han Liao