Patents by Inventor Yasuhiko Onishi
Yasuhiko Onishi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9954078Abstract: A method of manufacturing a super junction MOSFET, which includes a parallel pn layer including a plurality of pn junctions and in which an n-type drift region and a p-type partition region interposed between the pn junctions are alternately arranged and contact each other, a MOS gate structure on the surface of the parallel pn layer, and an n-type buffer layer in contact with an opposite main surface. The impurity concentration of the buffer layer is equal to or less than that of the n-type drift region. At least one of the p-type partition regions in the parallel pn layer is replaced with an n? region with a lower impurity concentration than the n-type drift region.Type: GrantFiled: June 19, 2017Date of Patent: April 24, 2018Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Yasuhiko Onishi
-
Publication number: 20170294521Abstract: A method of manufacturing a super junction MOSFET, which includes a parallel pn layer including a plurality of pn junctions and in which an n-type drift region and a p-type partition region interposed between the pn junctions are alternately arranged and contact each other, a MOS gate structure on the surface of the parallel pn layer, and an n-type buffer layer in contact with an opposite main surface. The impurity concentration of the buffer layer is equal to or less than that of the n-type drift region. At least one of the p-type partition regions in the parallel pn layer is replaced with an n? region with a lower impurity concentration than the n-type drift region.Type: ApplicationFiled: June 19, 2017Publication date: October 12, 2017Applicant: FUJI ELECTRIC CO., LTD.Inventors: Takahiro TAMURA, Yasuhiko ONISHI
-
Patent number: 9711634Abstract: A super junction MOSFET includes a parallel pn layer including a plurality of pn junctions and in which an n-type drift region and a p-type partition region interposed between the pn junctions are alternately arranged and contact each other, a MOS gate structure on the surface of the parallel pn layer, and an n-type buffer layer in contact with an opposite main surface. The impurity concentration of the buffer layer is equal to or less than that of the n-type drift region. At least one of the p-type partition regions in the parallel pn layer is replaced with an n? region with a lower impurity concentration than the n-type drift region. With this structure, it is possible to provide a super junction MOSFET which prevents a sharp rise in hard recovery waveform during a reverse recovery operation.Type: GrantFiled: October 13, 2015Date of Patent: July 18, 2017Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Yasuhiko Onishi
-
Patent number: 9577087Abstract: A semiconductor apparatus that has a first parallel pn-layer formed between an active region and an n+-drain region. A peripheral region is provided with a second parallel pn-layer, which has a repetition pitch narrower than the repetition pitch of the first parallel pn-layer. An n?-surface region is formed between the second parallel pn-layer and a first main surface. On the first main surface side of the n?-surface region, a plurality of p-guard ring regions are formed to be separated from each other. A field plate electrode is connected electrically to the outermost p-guard ring region among the p-guard ring regions. A channel stopper electrode is connected electrically to an outermost peripheral p-region of the peripheral region.Type: GrantFiled: December 7, 2011Date of Patent: February 21, 2017Assignee: FUI ELECTRIC CO., LTD.Inventors: Yasuhiko Onishi, Akio Sugi
-
Patent number: 9437727Abstract: A drain drift portion is a first parallel p-n structure, largely corresponding to a portion directly below a p-type base region forming an active region, formed by first n-type regions and first p-type regions being alternately and repeatedly joined. The periphery of the drain drift portion is an edge termination region formed of a second parallel p-n structure aligned contiguously to the first parallel p-n structure and formed by second n-type regions and second p-type regions being alternately and repeatedly joined. An n-type buffer layer is provided between the first and second parallel p-n structures and an n+ type drain layer. A p+ type drain region is selectively provided inside the n+ type drain layer in the edge termination region, penetrating the n+ type drain layer in the depth direction.Type: GrantFiled: March 10, 2015Date of Patent: September 6, 2016Assignee: FUJI ELECTRIC CO., LTD.Inventor: Yasuhiko Onishi
-
Patent number: 9339549Abstract: A cationic graft-copolymer for a drug delivery system comprising a unit derived from a having a hydroxyl groups, namely, a cationic polysaccharide of the following formula (1) (C6H7O2(OH)3-a (OX)a)xH2O (1) and a unit derived from a polymerizable olefin compound of the following formula (2) (a, x, X, R4, R5, R6, and R7 are defined in claim 1-8); a process for preparing the same and a transfection reagent made therefrom.Type: GrantFiled: February 21, 2013Date of Patent: May 17, 2016Inventor: Yasuhiko Onishi
-
Publication number: 20160035881Abstract: A super junction MOSFET includes a parallel pn layer including a plurality of pn junctions and in which an n-type drift region and a p-type partition region interposed between the pn junctions are alternately arranged and contact each other, a MOS gate structure on the surface of the parallel pn layer, and an n-type buffer layer in contact with an opposite main surface. The impurity concentration of the buffer layer is equal to or less than that of the n-type drift region. At least one of the p-type partition regions in the parallel pn layer is replaced with an n? region with a lower impurity concentration than the n-type drift region. With this structure, it is possible to provide a super junction MOSFET which prevents a sharp rise in hard recovery waveform during a reverse recovery operation, and a method for manufacturing the same.Type: ApplicationFiled: October 13, 2015Publication date: February 4, 2016Applicant: FUJI ELECTRIC CO., LTD.Inventors: Takahiro TAMURA, Yasuhiko ONISHI
-
Patent number: 9219141Abstract: A super junction MOSFET is disclosed. The super junction MOSFET includes a plurality of mutually parallel pn junctions extending in a vertical direction on a first principal surface of an n-type semiconductor substrate; a parallel pn layer in which n-type drift regions and p-type partition regions, each sandwiched between the adjacent pn junctions, are disposed alternately in contact with each other; and an MOS gate structure on the first principal surface side of the parallel pn layer, wherein an n-type first buffer layer and second buffer layer are in contact in that order on the opposite principal surface side, and the impurity concentration of the first buffer layer is a concentration that is equal to or less than the same level as that of the impurity concentration of the n-type drift region.Type: GrantFiled: July 8, 2014Date of Patent: December 22, 2015Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Yasuhiko Onishi
-
Patent number: 9142664Abstract: A superjunction semiconductor device is disclosed in which the tradeoff relationship between on-resistance and breakdown voltage is improved greatly so that reverse recovery capability is improved. A drain drift portion substantially corresponds to a portion just under p-base regions serving as an active region and forms a first parallel pn structure in which a first n-type region and a first p-type region are joined to each other alternately and repeatedly. A drain drift portion is surrounded by edge termination region including a second parallel pn structure. Edge termination region is formed such that second n-type and p-type regions oriented consecutively to the first parallel pn structure of the drain drift portion are joined to each other alternately and repeatedly. N-buffer layer is provided between first and second parallel pn structures and n+ drain layer. P-buffer layer is provided selectively inside n-buffer layer in edge termination region.Type: GrantFiled: January 16, 2014Date of Patent: September 22, 2015Assignee: FUJI ELECTRIC CO., LTD.Inventor: Yasuhiko Onishi
-
Patent number: 9123561Abstract: A superjunction semiconductor device is disclosed in which the trade-off relationship between breakdown voltage characteristics and voltage drop characteristics is considerably improved, and it is possible to greatly improve the charge resistance of an element peripheral portion and long-term breakdown voltage reliability. It includes parallel pn layers of n-type drift regions and p-type partition regions in superjunction structure. PN layers are depleted when off-state voltage is applied. Repeating pitch of the second parallel pn layer in a ring-like element peripheral portion encircling the element active portion is smaller than repeating pitch of the first parallel pn layer in the element active portion. Element peripheral portion includes low concentration n-type region on the surface of the second parallel pn layer. The depth of p-type partition region of an outer peripheral portion in the element peripheral portion is smaller than the depth of p-type partition region of an inner peripheral portion.Type: GrantFiled: October 22, 2012Date of Patent: September 1, 2015Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Yasuhiko Onishi, Mutsumi Kitamura
-
Patent number: 9087893Abstract: A parallel p-n layer (20) is provided as a drift layer between an active portion and an n+ drain region (11). The parallel p-n layer (20) is formed by an n-type region (1) and a p-type region (2) being repeatedly alternately joined. An n-type high concentration region (21) is provided on a first main surface side of the n-type region (1). The n-type high concentration region (21) has an impurity concentration higher than that of an n-type low concentration region (22) provided on a second main surface side of the n-type region (1). The n-type high concentration region (21) has an impurity concentration 1.2 times or more, 3 times or less, preferably 1.5 times or more, 2.5 times or less, greater than that of the n-type low concentration region (22). Also, the n-type high concentration region (21) has one-third or less, preferably one-eighth or more, one-fourth or less, of the thickness of a region of the n-type region (1) adjacent to the p-type region (2).Type: GrantFiled: January 28, 2011Date of Patent: July 21, 2015Assignee: FUJI ELECTRIC CO., LTD.Inventors: Yasuhiko Onishi, Mutsumi Kitamura, Akio Sugi, Manabu Takei
-
Publication number: 20150187930Abstract: A drain drift portion is a first parallel p-n structure, largely corresponding to a portion directly below a p-type base region forming an active region, formed by first n-type regions and first p-type regions being alternately and repeatedly joined. The periphery of the drain drift portion is an edge termination region formed of a second parallel p-n structure aligned contiguously to the first parallel p-n structure and formed by second n-type regions and second p-type regions being alternately and repeatedly joined. An n-type buffer layer is provided between the first and second parallel p-n structures and an n+ type drain layer. A p+ type drain region is selectively provided inside the n+ type drain layer in the edge termination region, penetrating the n+ type drain layer in the depth direction.Type: ApplicationFiled: March 10, 2015Publication date: July 2, 2015Inventor: Yasuhiko ONISHI
-
Publication number: 20150072938Abstract: A cationic graft-copolymer for a drug delivery system comprising a unit derived from a having a hydroxyl groups, namely, a cationic polysaccharide of the following formula (1) (C6H7O2(OH)3-a (OX)a)xH2O (1) and a unit derived from a polymerizable olefin compound of the following formula (2) (a, x, X, R4, R5, R6, and R7 are defined in claim 1-8); a process for preparing the same and a transfection reagent made therefrom.Type: ApplicationFiled: February 21, 2013Publication date: March 12, 2015Inventor: Yasuhiko ONISHI
-
Patent number: 8957502Abstract: A semiconductor device is disclosed that has enhanced its electric charge resistance. A first parallel p-n layer is disposed in an element activating part, and a second parallel p-n layer is disposed in an element peripheral edge part. An n? surface area is disposed between the second parallel p-n layer and a first principal face. Two or more p-type guard ring areas are disposed so as to be separate from each other on the first principal face side of the n? surface area. First field plate electrodes and second field plate electrodes are electrically connected to p-type guard ring areas. Second field plate electrodes cover the first field plate electrodes adjacent to each other so as to cover the first principal face between the first field plate electrodes through a second insulating film.Type: GrantFiled: December 12, 2012Date of Patent: February 17, 2015Assignee: Fuji Electric Co., Ltd.Inventors: Dawei Cao, Yasuhiko Onishi
-
Publication number: 20150014764Abstract: A super junction MOSFET is disclosed. The super junction MOSFET includes a plurality of mutually parallel pn junctions extending in a vertical direction on a first principal surface of an n-type semiconductor substrate; a parallel pn layer in which n-type drift regions and p-type partition regions, each sandwiched between the adjacent pn junctions, are disposed alternately in contact with each other; and an MOS gate structure on the first principal surface side of the parallel pn layer, wherein an n-type first buffer layer and second buffer layer are in contact in that order on the opposite principal surface side, and the impurity concentration of the first buffer layer is a concentration that is equal to or less than the same level as that of the impurity concentration of the n-type drift region.Type: ApplicationFiled: July 8, 2014Publication date: January 15, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventors: Takahiro TAMURA, Yasuhiko ONISHI
-
Patent number: 8786015Abstract: A super-junction semiconductor device includes a drift layer including an alternating-conductivity-type layer that includes n-type region and p-type region arranged alternately in parallel to the first major surface of an n-type substrate. These alternating regions extend deep in a direction perpendicular to the first major surface. The first major surface includes a main device region with a gate electrode and a main source electrode and sensing device region with a gate electrode and a sensing source electrode. There is a common drain electrode on the second major surface of the substrate. There is a separation region between the main device region and the sensing device region. It includes an n-type region and p-type regions in the n-type region. The p-type regions are in an electrically floating state in the directions parallel and perpendicular to the first alternating-conductivity-type layer.Type: GrantFiled: February 9, 2012Date of Patent: July 22, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Takahiro Tamura, Yasuhiko Onishi
-
Publication number: 20140197477Abstract: A superjunction semiconductor device is disclosed in which the tradeoff relationship between on-resistance and breakdown voltage is improved greatly so that reverse recovery capability is improved. A drain drift portion substantially corresponds to a portion just under p-base regions serving as an active region and forms a first parallel pn structure in which a first n-type region and a first p-type region are joined to each other alternately and repeatedly. A drain drift portion is surrounded by edge termination region including a second parallel pn structure. Edge termination region is formed such that second n-type and p-type regions oriented consecutively to the first parallel pn structure of the drain drift portion are joined to each other alternately and repeatedly. N-buffer layer is provided between first and second parallel pn structures and n+ drain layer. P-buffer layer is provided selectively inside n-buffer layer in edge termination region.Type: ApplicationFiled: January 16, 2014Publication date: July 17, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventor: Yasuhiko ONISHI
-
Patent number: 8748982Abstract: Semiconductor regions are alternately arranged in a parallel pn layer in which an n-type region and a p-type region are alternately arranged parallel to the main surface of a semiconductor substrate. Pitch between n drift region and p partition region of a second parallel pn layer in an edge termination region is two thirds of pitch between n drift region and p partition region of a first parallel pn layer in an active region. At boundaries between main SJ cells and fine SJ cells at four corners of the semiconductor substrate having rectangular shape in plan view, ends of two pitches of main SJ cells face the ends of three pitches of fine SJ cells. In this way, it is possible to reduce the influence of a process variation and thus reduce mutual diffusion between n drift region and p partition region of the fine SJ cell.Type: GrantFiled: October 15, 2013Date of Patent: June 10, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Dawei Cao, Mutsumi Kitamura, Takahiro Tamura, Yasuhiko Onishi
-
Patent number: 8742500Abstract: A semiconductor device is disclosed wherein a peripheral region with a high breakdown voltage and high robustness against induced surface charge is manufactured using a process with high mass productivity. The device has n-type drift region and p-type partition region of layer-shape deposited in a vertical direction to one main surface of n-type semiconductor substrate with high impurity concentration form as drift layer, alternately adjacent parallel pn layers in a direction along one main surface. Active region through which current flows and peripheral region enclosing the active region include parallel pn layers.Type: GrantFiled: October 14, 2011Date of Patent: June 3, 2014Assignee: Fuji Electric Co., LtdInventor: Yasuhiko Onishi
-
Patent number: 8735982Abstract: A superjunction semiconductor device is disclosed which has, in the active section, a first alternating-conductivity-type layer which makes a current flow in the ON-state of the device and sustains a bias voltage in the OFF-state of the device. There is a second alternating-conductivity-type layer in a edge-termination section surrounding the active section. The width of a region of a second conductivity type in the second alternating-conductivity-type layer becomes narrower at a predetermined rate from the edge on the active section side toward the edge of the edge termination section. The superjunction semiconductor device facilitates manufacturing the edge-termination section which exhibits a high breakdown voltage and a high reliability for breakdown voltage through a process that exhibits a high mass-productivity.Type: GrantFiled: November 7, 2011Date of Patent: May 27, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Yasuhiko Onishi