Patents by Inventor Yasushi Amamiya
Yasushi Amamiya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9215108Abstract: A decision feedback equalizer that can operate at higher speed is provided. The decision feedback equalizer includes a weighting addition circuit (adder 21, coefficient units Tap1a, Tap2 to Tapn) that sums an input signal to weighted versions of feedback signals FB1 to FBn, n being an integer not less than 2. The decision feedback equalizer also includes a decision circuit 11 that decides whether or not the result of addition by the weighting addition circuit is not less than a defined threshold value and that outputs the result of the decision to outside and to a shift register (latch circuits L2 to Ln). The decision circuit operates in synchronism with a clock signal. The shift register sequentially holds the result of decision of the decision circuit 11 in synchronism with the clock signal, and outputs the contents held by its component registers as feedback signals FB2 to FBn.Type: GrantFiled: July 9, 2015Date of Patent: December 15, 2015Assignee: Renesas Electronics CorporationInventor: Yasushi Amamiya
-
Publication number: 20150319019Abstract: A decision feedback equalizer that can operate at higher speed is provided. The decision feedback equalizer includes a weighting addition circuit (adder 21, coefficient units Tap1a, Tap2 to Tapn) that sums an input signal to weighted versions of feedback signals FB1 to FBn, n being an integer not less than 2. The decision feedback equalizer also includes a decision circuit 11 that decides whether or not the result of addition by the weighting addition circuit is not less than a defined threshold value and that outputs the result of the decision to outside and to a shift register (latch circuits L2 to Ln). The decision circuit operates in synchronism with a clock signal. The shift register sequentially holds the result of decision of the decision circuit 11 in synchronism with the clock signal, and outputs the contents held by its component registers as feedback signals FB2 to FBn.Type: ApplicationFiled: July 9, 2015Publication date: November 5, 2015Inventor: Yasushi Amamiya
-
Patent number: 9112740Abstract: A decision feedback equalizer that can operate at higher speed is provided. The decision feedback equalizer includes a weighting addition circuit (adder 21, coefficient units Tap1a, Tap2 to Tapn) that sums an input signal to weighted versions of feedback signals FB1 to FBn, n being an integer not less than 2. The decision feedback equalizer also includes a decision circuit 11 that decides whether or not the result of addition by the weighting addition circuit is not less than a defined threshold value and that outputs the result of the decision to outside and to a shift register (latch circuits L2 to Ln). The decision circuit operates in synchronism with a clock signal. The shift register sequentially holds the result of decision of the decision circuit 11 in synchronism with the clock signal, and outputs the contents held by its component registers as feedback signals FB2 to FBn.Type: GrantFiled: January 10, 2015Date of Patent: August 18, 2015Assignee: Renesas Electronics CorporationInventor: Yasushi Amamiya
-
Publication number: 20150124862Abstract: A decision feedback equalizer that can operate at higher speed is provided. The decision feedback equalizer includes a weighting addition circuit (adder 21, coefficient units Tap1a, Tap2 to Tapn) that sums an input signal to weighted versions of feedback signals FB1 to FBn, n being an integer not less than 2. The decision feedback equalizer also includes a decision circuit 11 that decides whether or not the result of addition by the weighting addition circuit is not less than a defined threshold value and that outputs the result of the decision to outside and to a shift register (latch circuits L2 to Ln). The decision circuit operates in synchronism with a clock signal. The shift register sequentially holds the result of decision of the decision circuit 11 in synchronism with the clock signal, and outputs the contents held by its component registers as feedback signals FB2 to FBn.Type: ApplicationFiled: January 10, 2015Publication date: May 7, 2015Inventor: Yasushi AMAMIYA
-
Patent number: 8953669Abstract: A decision feedback equalizer that can operate at higher speed is provided. The decision feedback equalizer includes a weighting addition circuit (adder 21, coefficient units Tap1a, Tap2 to Tapn) that sums an input signal to weighted versions of feedback signals FB1 to FBn, n being an integer not less than 2. The decision feedback equalizer also includes a decision circuit 11 that decides whether or not the result of addition by the weighting addition circuit is not less than a defined threshold value and that outputs the result of the decision to outside and to a shift register (latch circuits L2 to Ln). The decision circuit operates in synchronism with a clock signal. The shift register sequentially holds the result of decision of the decision circuit 11 in synchronism with the clock signal, and outputs the contents held by its component registers as feedback signals FB2 to FBn.Type: GrantFiled: January 24, 2012Date of Patent: February 10, 2015Assignee: Renesas Electronics CorporationInventor: Yasushi Amamiya
-
Patent number: 8861648Abstract: To adequately perform sampling, a receiving device that solves problems that involve an increase in circuit area and an increase in cost, is provided. A/D converter 2 samples a coherent signal that is an analog signal in synchronization with a sampling clock signal so as to convert the analog signal into a digital signal. DSP 3 demodulates the digital signal converted by A/D converter 2 and computes a phase of the sampling clock signal in which an error rate of the digital signal is the minimum based on the demodulated digital signal. Sampling clock extraction circuit 4 extracts a clock signal having a symbol rate of the coherent signal therefrom. Phase adjustment circuit 5 adjusts the phase of the clock signal extracted by sampling clock extraction circuit 4 to the phase computed by DSP 3 and generates a clock signal having the adjusted phase as the sampling clock signal.Type: GrantFiled: March 31, 2010Date of Patent: October 14, 2014Assignee: NEC CorporationInventors: Hidemi Noguchi, Junichi Abe, Tomoyuki Yamase, Yasushi Amamiya
-
Publication number: 20130308694Abstract: A decision feedback equalizer that can operate at higher speed is provided. The decision feedback equalizer includes a weighting addition circuit (adder 21, coefficient units Tap1a, Tap2 to Tapn) that sums an input signal to weighted versions of feedback signals FB1 to FBn, n being an integer not less than 2. The decision feedback equalizer also includes a decision circuit 11 that decides whether or not the result of addition by the weighting addition circuit is not less than a defined threshold value and that outputs the result of the decision to outside and to a shift register (latch circuits L2 to Ln). The decision circuit operates in synchronism with a clock signal. The shift register sequentially holds the result of decision of the decision circuit 11 in synchronism with the clock signal, and outputs the contents held by its component registers as feedback signals FB2 to FBn.Type: ApplicationFiled: January 24, 2012Publication date: November 21, 2013Inventor: Yasushi Amamiya
-
Patent number: 8587460Abstract: An A/D conversion apparatus includes first to M-th ADC connected in parallel converting an analog input signal to digital signals in response to M-phase sampling signals, a reference A/D conversion circuit that converts the analog input signal to a digital signal in response to a divided-by-(n×M+1) sampling signal; and a control unit that compares, for each period of (n×M+1) clock cycles, one of the digital signals from a corresponding one of first to M-th ADC with the digital signal from the reference ADC in a predetermined order of the first to M-th ADC, and generates a compensation control signal based on the comparison result for supply to the corresponding ADC.Type: GrantFiled: December 10, 2010Date of Patent: November 19, 2013Assignee: NEC CorporationInventors: Hidemi Noguchi, Yasushi Amamiya
-
Publication number: 20120242520Abstract: An A/D conversion apparatus includes first to M-th ADC connected in parallel converting an analog input signal to digital signals in response to M-phase sampling signals, a reference A/D conversion circuit that converts the analog input signal to a digital signal in response to a divided-by-(n×Mf+1) sampling signal; and a control unit that compares, for each period of (n×M+1) clock cycles, one of the digital signals from a corresponding one of first to M-th ADC with the digital signal from the reference ADC in a predetermined order of the first to M-th ADC, and generates a compensation control signal based on the comparison result for supply to the corresponding ADC.Type: ApplicationFiled: December 10, 2010Publication date: September 27, 2012Inventors: Hidemi Noguchi, Yasushi Amamiya
-
Publication number: 20120020677Abstract: To adequately perform sampling, a receiving device that solves problems that involve an increase in circuit area and an increase in cost, is provided. A/D converter 2 samples a coherent signal that is an analog signal in synchronization with a sampling clock signal so as to convert the analog signal into a digital signal. DSP 3 demodulates the digital signal converted by A/D converter 2 and computes a phase of the sampling clock signal in which an error rate of the digital signal is the minimum based on the demodulated digital signal. Sampling clock extraction circuit 4 extracts a clock signal having a symbol rate of the coherent signal therefrom. Phase adjustment circuit 5 adjusts the phase of the clock signal extracted by sampling clock extraction circuit 4 to the phase computed by DSP 3 and generates a clock signal having the adjusted phase as the sampling clock signal.Type: ApplicationFiled: March 31, 2010Publication date: January 26, 2012Applicant: NEC CorporationInventors: Hidemi Noguchi, junichi Abe, Tomoyuki Yamase, Yasushi Amamiya
-
Patent number: 7671652Abstract: A logic circuit is provided with a first differential transistor pair (Q1, Q2) operable in response to a data signal input thereto; a current source for supplying a current to the first differential transistor pair (Q1, Q2); a first transistor (Q5) connected between a common emitter of the first differential transistor pair (Q1, Q2) and the current source, and operable in response to a clock signal input thereto; and a first potential stabilizing circuit (30a) connected to a first junction between the common emitter of the first differential transistor pair (Q1, Q2) and a collector of the first transistor (Q5), for stabilizing a potential at said first junction.Type: GrantFiled: October 4, 2005Date of Patent: March 2, 2010Assignee: NEC CorporationInventor: Yasushi Amamiya
-
Patent number: 7375568Abstract: In the present invention, a logic circuit is provided therein with a current supply control circuit for controlling the amount of current supplied to a differential circuit. This current supply control circuit comprises a bypass path for bypassing the current around the differential circuit, a switching transistor interposed in the bypass path for opening/closing the bypass path in accordance with the signal level of a clock signal applied thereto from the outside, and a current amount control transistor for controlling the amount of current supplied to the differential circuit. The current amount control transistor adjusts the amount of current in accordance with the signal level of the clock signal.Type: GrantFiled: June 16, 2004Date of Patent: May 20, 2008Assignee: NEC CorporationInventor: Yasushi Amamiya
-
Publication number: 20080030234Abstract: A logic circuit is provided with a first differential transistor pair (Q1, Q2) operable in response to a data signal input thereto; a current source for supplying a current to the first differential transistor pair (Q1, Q2); a first transistor (Q5) connected between a common emitter of the first differential transistor pair (Q1, Q2) and the current source, and operable in response to a clock signal input thereto; and a first potential stabilizing circuit (30a) connected to a first junction between the common emitter of the first differential transistor pair (Q1, Q2) and a collector of the first transistor (Q5), for stabilizing a potential at said first junction.Type: ApplicationFiled: October 4, 2005Publication date: February 7, 2008Applicant: NEC CORPORATIONInventor: Yasushi Amamiya
-
Publication number: 20070097579Abstract: In the present invention, a logic circuit is provided therein with a current supply control circuit for controlling the amount of current supplied to a differential circuit. This current supply control circuit comprises a bypass path for bypassing the current around the differential circuit, a switching transistor interposed in the bypass path for opening/closing the bypass path in accordance with the signal level of a clock signal applied thereto from the outside, and a current amount control transistor for controlling the amount of current supplied to the differential circuit. The current amount control transistor adjusts the amount of current in accordance with the signal level of the clock signal.Type: ApplicationFiled: June 16, 2004Publication date: May 3, 2007Inventor: Yasushi Amamiya
-
Patent number: 7126412Abstract: This preamplification circuit comprises a first circuit section, second circuit section the input signal of which is the output signal of the first circuit section, and third circuit section which is connected with the input section of the first circuit section and consumes a part of the current to be inputted to a connection point with the input section of the first circuit section and has the capacitance value of the third circuit section set at a value for suppressing a gain peaking of gain frequency characteristics which occurs in the preamplification circuit.Type: GrantFiled: July 15, 2002Date of Patent: October 24, 2006Assignee: NEC CorporationInventor: Yasushi Amamiya
-
Publication number: 20050231258Abstract: Master circuit 1 and slave circuit 2 are designed so that the transistors constituting data-hold differential pairs are smaller in size than the transistors constituting data reading differential pairs. Further, the flip-flop circuit is adapted to operate in an operating speed range in which the currents through the data-hold differential pairs are lower than the currents through the data reading differential pairs, and the currents through the data-hold differential pairs are equal to or lower than the permissible current level of the transistors that constitute the data-hold differential pairs.Type: ApplicationFiled: June 24, 2003Publication date: October 20, 2005Inventors: Yasuyuki Suzuki, Shigeki Wada, Yasushi Amamiya
-
Publication number: 20040174221Abstract: This preamplification circuit comprises a first circuit section, second circuit section the input signal of which is the output signal of the first circuit section, and third circuit section which is connected with the input section of the first circuit section and consumes a part of the current to be inputted to a connection point with the input section of the first circuit section and has the capacitance value of the third circuit section set at a value for suppressing a gain peaking of gain frequency characteristics which occurs in the preamplification circuit.Type: ApplicationFiled: January 14, 2004Publication date: September 9, 2004Inventor: Yasushi Amamiya
-
Patent number: 6781404Abstract: A semiconductor integrated circuit including interconnect for connecting a current switch circuit and an emitter follower circuit and a method for producing the semiconductor integrated circuit. A matching between a characteristic impedance of the interconnect and an output impedance of the current switch circuit at its output and also an input impedance of the emitter follower circuit at its input in a predetermined frequency range is conducted to prevent an occurrence of distortion of a waveform of a data signal and a gain peaking of frequency characteristic. An impedance converter circuit can be placed at the input or output of the interconnect to match the characteristic impedance of the interconnect.Type: GrantFiled: March 11, 2002Date of Patent: August 24, 2004Assignee: NEC CorporationInventors: Yasuyuki Suzuki, Kenichi Hosoya, Yasushi Amamiya
-
Publication number: 20020158659Abstract: A semiconductor integrated circuit including interconnect for connecting a current switch circuit and an emitter follower circuit and a method for producing the semiconductor integrated circuit. A matching between a characteristic impedance of the interconnect and an output impedance of the current switch circuit at its output and also an input impedance of the emitter follower circuit at its input in a predetermined frequency range is conducted to prevent an occurrence of distortion of a waveform of a data signal and a gain peaking of frequency characteristic. An impedance converter circuit can be placed at the input or output of the interconnect to match the characteristic impedance of the interconnect.Type: ApplicationFiled: March 11, 2002Publication date: October 31, 2002Applicant: NEC CORPORATIONInventors: Yasuyuki Suzuki, Kenichi Hosoya, Yasushi Amamiya
-
Patent number: 6091599Abstract: An obstacle is opposed to a lower electrode of a metal-insulator-metal capacitor so as to form a gap therebetween, thereafter, insulating material is deposited so as to fill the gap and form a dielectric layer of the metal-insulator-metal capacitor; even if the deposition does not achieve a conformal step coverage, the insulating material in the gap surely isolates the lower electrode from the upper electrode, and the lower electrode is never short-circuited with the upper electrode.Type: GrantFiled: August 4, 1998Date of Patent: July 18, 2000Assignee: NEC CorporationInventor: Yasushi Amamiya