Patents by Inventor Yen-Hsiang Li

Yen-Hsiang Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240103602
    Abstract: A power consumption control device applied to an electronic device includes an image signal processor (ISP), a storage device, a processing circuit, and a control circuit. The ISP is arranged to receive an image signal captured by a camera of the electronic device, and process the image signal to generate a processed image signal. The storage device is arranged to store at least one predetermined image class. The processing circuit is arranged to analyze the processed image signal to detect whether the processed image signal belongs to the at least one predetermined image class to generate a control signal. The control circuit is arranged to switch a mode of the electronic device to a first mode or a second mode according to the control signal, wherein power consumption and performance of the electronic device in the first mode are lower than that in the second mode.
    Type: Application
    Filed: April 13, 2023
    Publication date: March 28, 2024
    Applicant: MEDIATEK INC.
    Inventors: Ming-Yu Chen, Yen-Hsiang Li
  • Patent number: 10282806
    Abstract: A graphics accelerator device offloads the workload of a graphics processing unit (GPU) by performing image composition and other specialized functions. The graphics accelerator device includes a rasterization module to rasterize a set of primitives to a set of pixels and generate information of the set of pixels. The graphics accelerator device also includes intra-process module to retrieve pixel values from a memory according to the information received from the rasterization module, perform mathematical calculations on the pixel values, and generate one or more processed image layers. The graphics accelerator device further includes an inter-process module to composite the one or more processed image layers received from the intra-process module with other image layers retrieved from the memory, and output a composited image to a display.
    Type: Grant
    Filed: April 20, 2016
    Date of Patent: May 7, 2019
    Assignee: MediaTek, Inc.
    Inventors: Yen-Hsiang Li, Jih-Ming Hsu, Yen-Lin Lee, Chih-Yu Chang, Chiung-Fu Chen, Chih-Chung Cheng, Chung-Min Kao, Che-Ming Hsu
  • Publication number: 20170308988
    Abstract: A graphics accelerator device offloads the workload of a graphics processing unit (GPU) by performing image composition and other specialized functions. The graphics accelerator device includes a rasterization module to rasterize a set of primitives to a set of pixels and generate information of the set of pixels. The graphics accelerator device also includes intra-process module to retrieve pixel values from a memory according to the information received from the rasterization module, perform mathematical calculations on the pixel values, and generate one or more processed image layers. The graphics accelerator device further includes an inter-process module to composite the one or more processed image layers received from the intra-process module with other image layers retrieved from the memory, and output a composited image to a display.
    Type: Application
    Filed: April 20, 2016
    Publication date: October 26, 2017
    Inventors: Yen-Hsiang Li, Jih-Ming Hsu, Yen-Lin Lee, Chih-Yu Chang, Chiung-Fu Chen, Chih-Chung Cheng, Chung-Min Kao, Che-Ming Hsu