Patents by Inventor Yen-Teng Ho
Yen-Teng Ho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12211789Abstract: A method includes following steps. First transistors are formed over a substrate. An interconnect structure is formed over the plurality of first transistors. A dielectric layer is formed over the interconnect structure. 2D semiconductor seeds are formed over the dielectric layer. The 2D semiconductor seeds are annealed. An epitaxy process is performed to laterally grow a plurality of 2D semiconductor films respectively from the plurality of 2D semiconductor seeds. Second transistors are formed on the plurality of 2D semiconductor films.Type: GrantFiled: July 31, 2023Date of Patent: January 28, 2025Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chenming Hu, Shu-Jui Chang, Chen-Han Chou, Yen-Teng Ho, Chia-Hsing Wu, Kai-Yu Peng, Cheng-Hung Shen
-
Publication number: 20240395698Abstract: A method includes following steps. A dielectric layer is formed over a substrate. A transition metal-containing layer is deposited on the dielectric layer. The transition metal-containing layer is patterned into a plurality of transition metal-containing pieces. The transition metal-containing pieces are sulfurized or selenized to form a plurality of semiconductor seeds. Semiconductor films are grown from semiconductor seeds. Transistors are formed on the semiconductor films.Type: ApplicationFiled: July 30, 2024Publication date: November 28, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chenming HU, Shu-Jui CHANG, Chen-Han CHOU, Yen-Teng HO, Chia-Hsing WU, Kai-Yu PENG, Cheng-Hung SHEN
-
Publication number: 20240128363Abstract: A semiconductor device includes a two-dimensional semiconductor layer formed by a two-dimensional semiconductor material having a first formation energy, a two-dimensional metal conductor layer formed by a two-dimensional metal material and covering a surface of the two-dimensional semiconductor layer, and a metal layer covering a surface of the two-dimensional metal conductor layer. The two-dimensional metal material has a second formation energy smaller than the first formation energy. The two-dimensional metal conductor layer is formed by bonding of cations from the metal layer and anions from the two-dimensional semiconductor layer. As such, the contact resistances between the two-dimensional materials and the metals can be effectively reduced, enabling the application of the two-dimensional materials in semiconductor devices such as field-effect transistors.Type: ApplicationFiled: October 2, 2023Publication date: April 18, 2024Applicant: RayNext semiconductor Co., Ltd.Inventors: Yen-Teng HO, Nai-Jung CHEN
-
Publication number: 20230378056Abstract: A method includes following steps. First transistors are formed over a substrate. An interconnect structure is formed over the plurality of first transistors. A dielectric layer is formed over the interconnect structure. 2D semiconductor seeds are formed over the dielectric layer. The 2D semiconductor seeds are annealed. An epitaxy process is performed to laterally grow a plurality of 2D semiconductor films respectively from the plurality of 2D semiconductor seeds. Second transistors are formed on the plurality of 2D semiconductor films.Type: ApplicationFiled: July 31, 2023Publication date: November 23, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chenming HU, Shu-Jui CHANG, Chen-Han CHOU, Yen-Teng HO, Chia-Hsing WU, Kai-Yu PENG, Cheng-Hung SHEN
-
Patent number: 11784119Abstract: An IC structure comprises a first transistor formed on a substrate, a first interconnect structure over the first transistor, a dielectric layer over the first interconnect structure, a plurality of 2D semiconductor islands on the dielectric layer, and a plurality of second transistors formed on the plurality of 2D semiconductor islands.Type: GrantFiled: August 23, 2021Date of Patent: October 10, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chenming Hu, Shu-Jui Chang, Chen-Han Chou, Yen-Teng Ho, Chia-Hsing Wu, Kai-Yu Peng, Cheng-Hung Shen
-
Publication number: 20230008409Abstract: A device comprises a plurality of 2D semiconductor nanostructures, a gate structure, a source region, and a drain region. The plurality of 2D semiconductor nanostructures extend in a first direction above a substrate and arranged in a second direction substantially perpendicular to the first direction. The gate structure surrounds each of the plurality of 2D semiconductor nanostructures. The source region and the drain region are respectively on opposite sides of the gate structure.Type: ApplicationFiled: March 23, 2022Publication date: January 12, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chen Han CHOU, Shu-Jui CHANG, Yen-Teng HO, Chia Hsing WU, Kai-Yu PENG, Cheng Hung SHEN, Chenming HU
-
Publication number: 20220319982Abstract: An IC structure comprises a first transistor formed on a substrate, a first interconnect structure over the first transistor, a dielectric layer over the first interconnect structure, a plurality of 2D semiconductor islands on the dielectric layer, and a plurality of second transistors formed on the plurality of 2D semiconductor islands.Type: ApplicationFiled: August 23, 2021Publication date: October 6, 2022Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chenming HU, Shu-Jui CHANG, Chen-Han CHOU, Yen-Teng HO, Chia-Hsing WU, Kai-Yu PENG, Cheng-Hung SHEN
-
Patent number: 9893188Abstract: A semiconductor structure includes a substrate, a buffer layer, and a two-dimensional layered material. The buffer layer is above the substrate and is formed from one of SiC and a nitride-based material. The two-dimensional layered material is above the buffer material. The construction as such permits formation, e.g., of a channel of a transistor from the two-dimensional layered material.Type: GrantFiled: May 4, 2016Date of Patent: February 13, 2018Assignees: Taiwan Semiconductor Manufacturing Company Limited, National Chiao-Tung UniversityInventors: Yen-Teng Ho, Yi Chang
-
Publication number: 20160247923Abstract: A semiconductor structure includes a substrate, a buffer layer, and a two-dimensional layered material. The buffer layer is above the substrate and is formed from one of SiC and a nitride-based material. The two-dimensional layered material is above the buffer material. The construction as such permits formation, e.g., of a channel of a transistor from the two-dimensional layered material.Type: ApplicationFiled: May 4, 2016Publication date: August 25, 2016Inventors: YEN-TENG HO, YI CHANG
-
Patent number: 9349806Abstract: Disclosed is a semiconductor structure comprising a single crystal substrate, a channel layer formed above the substrate from a transition metal dichalcogenides (TMDC) material, and a single crystal epitaxial buffer layer formed between the substrate and the channel layer, wherein the buffer layer is formed from material having a lattice constant mismatch of less than 5% with the lattice constant of the channel layer material. Also, disclosed is a method of forming a semiconductor structure comprising selecting a substrate formed from a single crystal material, preparing the substrate for template growth, growing a template on the substrate wherein the template is formed from single crystal material, and growing channel material on the template wherein the channel material is formed from a TMDC material and wherein the buffer layer material has a lattice constant mismatch of less than 5% with the lattice constant of the channel layer material.Type: GrantFiled: July 9, 2014Date of Patent: May 24, 2016Assignee: Taiwan Semiconductor Manufacturing Company Limited and National Chiao-Tung UniversityInventors: Yen-Teng Ho, Yi Chang
-
Publication number: 20160013277Abstract: Disclosed is a semiconductor structure comprising a single crystal substrate, a channel layer formed above the substrate from a transition metal dichalcogenides (TMDC) material, and a single crystal epitaxial buffer layer formed between the substrate and the channel layer, wherein the buffer layer is formed from material having a lattice constant mismatch of less than 5% with the lattice constant of the channel layer material. Also, disclosed is a method of forming a semiconductor structure comprising selecting a substrate formed from a single crystal material, preparing the substrate for template growth, growing a template on the substrate wherein the template is formed from single crystal material, and growing channel material on the template wherein the channel material is formed from a TMDC material and wherein the buffer layer material has a lattice constant mismatch of less than 5% with the lattice constant of the channel layer material.Type: ApplicationFiled: July 9, 2014Publication date: January 14, 2016Inventors: YEN-TENG HO, YI CHANG
-
Publication number: 20150004435Abstract: The present invention relates to a method for growing a non-polar m-plane epitaxial layer on a single crystal oxide substrate, which comprises the following steps: providing a single crystal oxide with a perovskite structure; using a plane of the single crystal oxide as a substrate; and forming an m-plane epitaxial layer of wurtzite semiconductors on the plane of the single crystal oxide by a vapor deposition process, wherein the non-polar m-plane epitaxial layer may be GaN, or III-nitrides. The present invention also provides an epitaxial layer having an m-plane obtained according to the aforementioned method.Type: ApplicationFiled: July 2, 2014Publication date: January 1, 2015Inventors: Li CHANG, Yen-Teng HO
-
Patent number: 8921851Abstract: The present invention relates to a method for growing a novel non-polar (13 40) plane epitaxy layer of wurtzite structure, which comprises the following steps: providing a single crystal oxide with perovskite structure; using a plane of the single crystal oxide as a substrate; and forming a non-polar (13 40) plane epitaxy layer of wurtzite semiconductors on the plane of the single crystal oxide by a vapor deposition process. The present invention also provides an epitaxy layer having non-polar (13 40) plane obtained according to the aforementioned method.Type: GrantFiled: March 13, 2013Date of Patent: December 30, 2014Assignee: National Chiao Tung UniversityInventors: Li Chang, Yen-Teng Ho
-
Publication number: 20130240876Abstract: The present invention relates to a method for growing a novel non-polar (13 40) plane epitaxy layer of wurtzite structure, which comprises the following steps: providing a single crystal oxide with perovskite structure; using a plane of the single crystal oxide as a substrate; and forming a non-polar (13 40) plane epitaxy layer of wurtzite semiconductors on the plane of the single crystal oxide by a vapor deposition process. The present invention also provides an epitaxy layer having non-polar (13 40) plane obtained according to the aforementioned method.Type: ApplicationFiled: March 13, 2013Publication date: September 19, 2013Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Li CHANG, Yen-Teng HO
-
Publication number: 20110062437Abstract: The present invention relates to a method for growing a non-polar m-plane epitaxial layer on a single crystal oxide substrate, which comprises the following steps: providing a single crystal oxide with a perovskite structure; using a plane of the single crystal oxide as a substrate; and forming an m-plane epitaxial layer of wurtzite semiconductors on the plane of the single crystal oxide by a vapor deposition process. The present invention also provides an epitaxial layer having an m-plane obtained according to the aforementioned method.Type: ApplicationFiled: September 8, 2010Publication date: March 17, 2011Applicant: National Chiao Tung UniversityInventors: Li Chang, Yen-Teng Ho