Patents by Inventor Yeong Jo MUN
Yeong Jo MUN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12142654Abstract: A three-dimensional semiconductor device is provided. The three-dimensional device may include substrate; a common electrode layer on the substrate; a word line stack disposed on the common electrode layer, the word line stack having interlayer insulating layers and word lines structures alternately stacked and; and a vertical channel pillar penetrating the word line stack, the vertical channel pillar being electrically connected to the common electrode layer. Each of the word line structures includes a body portion having a first vertical width and an extension portion having a second vertical width greater than the first vertical width. The extension portion abuts the vertical channel pillar.Type: GrantFiled: June 4, 2021Date of Patent: November 12, 2024Assignee: SK hynix Inc.Inventors: Nam Kyeong Kim, Yeong Jo Mun
-
Publication number: 20240331779Abstract: Disclosed is a semiconductor device including a plurality of strings connected between a plurality of bit lines and a source line, a plurality of page buffers connected to the plurality of bit lines, respectively, and configured to adjust a voltage level of each of the plurality of bit lines, and a control circuit configured to control the plurality of page buffers to fix a voltage level of a bit line connected to a string including a memory cell on which a program operation has been completely performed and to change a voltage level of a bit line connected to a string including a memory cell on which the program operation has not been completely performed, during a de-trap operation.Type: ApplicationFiled: June 9, 2023Publication date: October 3, 2024Inventor: Yeong Jo MUN
-
Publication number: 20240290393Abstract: Provided herein may be a semiconductor memory device. The semiconductor memory device may include a memory cell array including a plurality of memory cells, a plurality of page buffers respectively coupled to the plurality of memory cells through bit lines, and a control logic configured to control a program operation of each of the plurality of page buffers. Each of the plurality of page buffers may include a first latch circuit configured to store first data indicating a main verification result obtained using a main verify voltage, a second latch circuit configured to store second data indicating a first sub-verification result obtained using a first sub-verify voltage lower than the main verify voltage, and a third latch circuit configured to store third data indicating a second sub-verification result obtained using a second sub-verify voltage lower than the first sub-verify voltage.Type: ApplicationFiled: August 15, 2023Publication date: August 29, 2024Inventors: Yeong Jo MUN, Kang Woo PARK
-
Publication number: 20240274171Abstract: The present technology relates to an electronic device. According to the present technology, a page buffer may include a bit line voltage control circuit, a latch and a reference voltage supply circuit. The bit line voltage control circuit may selectively connect a bit line and a sensing node. The latch may provide a latch signal corresponding to data. The reference voltage supply circuit may include a first PMOS transistor and a first NMOS transistor coupled in series between the sensing node and a ground voltage terminal, and apply a first reference voltage to the sensing node. The first PMOS transistor may be controlled according to the reference voltage control signal. The first NMOS transistor may be controlled by the latch signal.Type: ApplicationFiled: August 8, 2023Publication date: August 15, 2024Inventors: Dong Ho KIM, Tae Hun PARK, Yeong Jo MUN, Dong Hun KWAK
-
Publication number: 20240265980Abstract: A memory device includes: a memory block including a plurality of memory cells; a peripheral circuit for performing a program operation on selected memory cells among the plurality of memory cells; and a control logic for controlling the program operation of the peripheral circuit. The control logic controls the peripheral circuit to perform a foggy program operation on first memory cells connected to a first word line among the plurality of memory cells, perform a foggy program operation on second memory cells connected to a second word line adjacent to the first word line among the plurality of memory cells, and perform a fine program operation on the first memory cells, based on a target program state of the second memory cells.Type: ApplicationFiled: July 27, 2023Publication date: August 8, 2024Inventors: Yeong Jo MUN, Dong Hun KWAK, Se Chun PARK
-
Publication number: 20240265981Abstract: A semiconductor memory device includes: a memory cell array including a plurality of memory cells; a peripheral circuit including a plurality of page buffers each performing an auxiliary verify operation and a main verify operation, which are used to program selected memory cells among the plurality of memory cells; and control logic for controlling the auxiliary verify operation and the main verify operation of the peripheral circuit. During the main verify operation, the control logic controls the peripheral circuit to selectively precharge sensing nodes of the plurality page buffers respectively corresponding to the selected memory cells, based on a result of the auxiliary verify operation.Type: ApplicationFiled: August 1, 2023Publication date: August 8, 2024Applicant: SK hynix Inc.Inventor: Yeong Jo MUN
-
Publication number: 20240265971Abstract: A memory device includes: a memory cell array including a cell string including a plurality of memory cells respectively connected between a common source line and a plurality of bit lines; a peripheral circuit for performing an internal operation on the memory cells; and control logic for controlling the peripheral circuit to apply a voltage necessary for the internal operation to word lines connected to the plurality of memory cells. The peripheral circuit includes a pass voltage information generator for generating pass voltage information including a number of clocks input from a time at which a pass voltage is applied to the word lines to a time at which a voltage level of the common source line reaches a predetermined reference level. The control logic includes a pass voltage determiner for determining a pass voltage to be applied to the word lines, based on the pass voltage information.Type: ApplicationFiled: August 4, 2023Publication date: August 8, 2024Applicant: SK hynix Inc.Inventor: Yeong Jo MUN
-
Publication number: 20240257885Abstract: A memory device may include: a control circuit suitable for performing a program loop including a program operation including a program voltage application operation on a selected word line and a bit line setup operation on a plurality of bit lines and a verification operation of applying (N?1) first verification voltages to the selected word line according to a predetermined order to check N types of first program states for each of a plurality of memory cells included in the selected word line; and control logic suitable for controlling the control circuit to repeatedly perform the program loop until programming for the selected word line is completed, and controlling the control circuit to apply any one of N types of column voltages to each of the plurality of bit lines in the bit line setup operation included in a second program loop.Type: ApplicationFiled: March 27, 2024Publication date: August 1, 2024Applicant: SK hynix Inc.Inventors: Yeong Jo MUN, Sung Hyun HWANG
-
Publication number: 20240212760Abstract: Provided herein may be a semiconductor memory and a method of operating the same. By the method, at least one normal program loop may be performed on a first memory cell, among a plurality of memory cells included in a page selected as a program target, having an N-th program state, among a plurality of program states, as a target program state, and at least one blind program loop may be performed on the first memory cell. While the at least one blind program loop is being performed, a target data pattern that is stored in a data latch of a first page buffer coupled to the first memory cell and that corresponds to the N-th program state may be changed to a first data pattern corresponding to a first program state that is lower than the N-th program state, and wherein N is a natural number equal to or greater than 2.Type: ApplicationFiled: June 29, 2023Publication date: June 27, 2024Applicant: SK hynix Inc.Inventors: Hyun Seob SHIN, Dong Hun KWAK, Yeong Jo MUN
-
Publication number: 20240185927Abstract: A memory device, and a method of operating the memory device, includes a memory block, a peripheral circuit, an erase controller, and a parameter setter. The memory device includes a plurality of sub blocks. The peripheral circuit performs an erase operation on a target sub block among the plurality of sub blocks. The erase controller controls the peripheral circuit to perform the erase operation based on a default parameter or an optimal parameter according to a group to which the target sub block belongs among first, second, and third groups. The parameter setter sets the optimal parameter based on a result of the erase operation when the target sub block is included in the first group or the third group.Type: ApplicationFiled: May 30, 2023Publication date: June 6, 2024Applicant: SK hynix Inc.Inventors: Yeong Jo MUN, Dong Hun KWAK
-
Patent number: 11996155Abstract: A memory device and method of operation includes memory cells and a program operation performer configured to perform a verify operation and a program voltage apply operation, wherein the verify operation verifies whether threshold voltages of the memory cells have reached threshold voltages corresponding to a target program state using a first verify voltage, a second verify voltage higher than the first verify voltage and a third verify voltage higher than the second verify voltage, and the program voltage apply operation applies a program voltage to a word line. The memory device and method of operation also includes a program operation controller configured to control the program operation performer such that, during the program voltage apply operation, a precharge voltage is first applied to a second bit line coupled to a second memory cell before a precharge voltage is applied to a first bit line.Type: GrantFiled: January 31, 2022Date of Patent: May 28, 2024Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Dong Hun Kwak
-
Publication number: 20240170068Abstract: A memory device includes a memory cell array including a first memory cell connected to a first channel structure, and a second memory cell connected to a second channel structure; a peripheral circuit for performing a program operation of storing data in the first and second memory cells commonly connected to a word line; and a program operation controller for controlling the peripheral circuit to perform the program operation, the program operation including an intermediate program operation performed on the first memory cell and then on the second memory cell, and a final program operation preformed to have a threshold voltage of the first and second memory cells to a threshold voltage corresponding to a target program state.Type: ApplicationFiled: April 13, 2023Publication date: May 23, 2024Applicant: SK hynix Inc.Inventor: Yeong Jo MUN
-
Publication number: 20240161831Abstract: Provided herein is a memory device for performing a foggy-fine program operation and a method of operating the memory device. The memory device includes a memory block including a plurality of memory cells, a peripheral circuit configured to perform a program operation on selected memory cells among the plurality of cells, and a control logic configured to control the program operation by the peripheral circuit. The control logic is configured to control the peripheral circuit to perform a foggy program operation on first memory cells coupled to a first word line, among the plurality of memory cells, perform a foggy program operation on second memory cells coupled to a second word line adjacent to the first word line, among the memory cells, and perform a fine program operation on the first memory cells by decreasing a verify pass voltage to be applied to the second word line.Type: ApplicationFiled: April 14, 2023Publication date: May 16, 2024Applicant: SK hynix Inc.Inventors: Jae Yeop JUNG, Dong Hun KWAK, Yeong Jo MUN, Hyun Seob SHIN
-
Patent number: 11984173Abstract: A memory device may include: a control circuit suitable for performing a program loop including a program operation including a program voltage application operation on a selected word line and a bit line setup operation on a plurality of bit lines and a verification operation of applying (N?1) first verification voltages to the selected word line according to a predetermined order to check N types of first program states for each of a plurality of memory cells included in the selected word line; and control logic suitable for controlling the control circuit to repeatedly perform the program loop until programming for the selected word line is completed, and controlling the control circuit to apply any one of N types of column voltages to each of the plurality of bit lines in the bit line setup operation included in a second program loop.Type: GrantFiled: March 23, 2022Date of Patent: May 14, 2024Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Sung Hyun Hwang
-
Patent number: 11948645Abstract: An electronic device, and more particularly, a page buffer is provided. The page buffer includes a sensing node configured to sense a potential of a bit line coupled to a memory cell, a precharging circuit coupled to the sensing node and configured to precharge a potential of the sensing node to a first voltage during an evaluation operation on the memory cell, a discharging circuit coupled to the sensing node and configured to discharge the potential of the sensing node from the first voltage to a second voltage, and a latch circuit coupled to the discharging circuit and configured to store therein data sensed from the memory cell based on a result of comparing the potential of the sensing node with a reference voltage after the potential of the sensing node is discharged to the second voltage and a predetermined period elapses.Type: GrantFiled: January 13, 2022Date of Patent: April 2, 2024Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Dong Hun Kwak
-
Patent number: 11791002Abstract: A method of operating a semiconductor memory device includes starting a program operation on selected memory cells using a main verification voltage and an auxiliary verification voltage in response to a program command, receiving a program suspend command during the program operation, and changing at least one auxiliary voltage verification result information among threshold voltage states which are not program-passed to at least one data pattern among threshold voltage states which program-passed, in response to the program suspend command.Type: GrantFiled: August 5, 2022Date of Patent: October 17, 2023Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Dong Hun Kwak
-
Publication number: 20230298679Abstract: A method of operating a semiconductor memory device includes starting a program operation on selected memory cells using a main verification voltage and an auxiliary verification voltage in response to a program command, receiving a program suspend command during the program operation, and changing at least one auxiliary voltage verification result information among threshold voltage states which are not program-passed to at least one data pattern among threshold voltage states which program-passed, in response to the program suspend command.Type: ApplicationFiled: August 5, 2022Publication date: September 21, 2023Applicant: SK hynix Inc.Inventors: Yeong Jo MUN, Dong Hun KWAK
-
Patent number: 11715526Abstract: A memory device including: a memory block including a word lines, word lines located in the middle of the word lines are used as dummy word lines, a control circuit establish word lines stacked on one side and other side of the dummy word lines into a first and second sub-blocks, respectively, performs an independent erase operation on one of the first and second sub-blocks in an erase operation period, and a control logic differently sets a level of a first transfer voltage for controlling transfer of an erase common voltage to the selected sub-block and the level of a second transfer voltage for controlling transfer of the erase common voltage to the unselected sub-block, applies an erase allowable voltage from the erase common voltage to a word line of the selected sub-block, and floats a word line of the unselected sub-block, in the erase operation period.Type: GrantFiled: August 24, 2021Date of Patent: August 1, 2023Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Hyun Seob Shin
-
Patent number: 11651824Abstract: The present technology includes a memory device and a method of operating the memory device. The memory device includes a memory block including memory cells, a peripheral circuit configured to perform a plurality of program loops to cause a threshold voltage of selected memory cells included in a selected page among the memory cells to attain a target voltage, and a control logic circuit configured to control the peripheral circuit to perform the program loops by selectively applying a normal program or a double program to the program loops.Type: GrantFiled: March 31, 2021Date of Patent: May 16, 2023Assignee: SK hynix Inc.Inventors: Hyung Jin Choi, Yeong Jo Mun
-
Patent number: 11646086Abstract: A memory device comprising: a plurality of memory blocks each including a plurality of word lines arranged between a first and second select line, a peripheral circuit performs an erase operation by applying an erase voltage to a source or drain line of a selected memory block, and a control logic controls, in a period in which the erase operation is performed, the peripheral circuit to: sequentially select the plurality of word lines included in the selected memory block at least one by one from a word line closest to the first and second select line to a word line farthest from the first and second select line, apply a first erase permission voltage to the selected word lines, and apply a second erase permission voltage, which have a higher potential level than the first erase permission voltage, to remaining word lines except the selected word lines.Type: GrantFiled: August 2, 2021Date of Patent: May 9, 2023Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Nam Kyeong Kim