Patents by Inventor Yeonghun LEE
Yeonghun LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11962069Abstract: An electronic device is disclosed, including: a housing including a nonconductive area, a first printed circuit board (PCB) including a cavity and a fill-cut area, overlapping the nonconductive area, a first antenna module including at least one antenna array disposed in the cavity of the first PCB, a support frame coupled to one surface of the first PCB, supporting the first antenna module, a grip sensing pad surrounding the cavity and overlapping the fill-cut area, and a sensing circuit unit electrically connected to the grip sensing pad, configured to control an output power of the first antenna module based on inputs received via the grip sensing pad.Type: GrantFiled: February 24, 2022Date of Patent: April 16, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Seokwoo Lee, Yeonghun Gu, Youngho Park, Jiwoo Lee, Kio Jung, Ko Choi, Woojin Choi
-
Publication number: 20230223104Abstract: Disclosed is a genome reconstruction method using whole genome data. According to the present invention, the genome reconstruction method reduces detection errors by converting a nucleotide sequence having a structural variation into a graph form, and then reconstructing the graph so that the structural variation and the copy number variation have consistent values. Thereafter, the genome arrangement form was restored by constructing a haplotype graph using heterozygous single nucleotide polymorphism information and then finding an Eulerian path with a minimum entropy value.Type: ApplicationFiled: January 9, 2023Publication date: July 13, 2023Applicant: GIST (Gwangju Institute of Science and Technology)Inventors: Hyunju LEE, Yeonghun LEE
-
Patent number: 10083758Abstract: A memory device includes a plurality of memory cells each programmed to have any one program state among a plurality of program states divided based on a threshold voltage thereof, and a peripheral circuit for performing a main program operation on the plurality of memory cells, and performing an additional program operation on at least one memory cell of which a threshold voltage regarding the main program operation is changed while the main program operation is being performed.Type: GrantFiled: March 22, 2016Date of Patent: September 25, 2018Assignee: SK Hynix Inc.Inventor: Yeonghun Lee
-
Patent number: 10032518Abstract: A semiconductor memory device includes a memory cell array including a plurality of memory cells, a peripheral circuit performing a program operation or erase operation of the memory cell array, and a control logic controlling the peripheral circuit. The control logic controls the peripheral circuit such that a first program allowable voltage applied to bit lines of the memory cell array during a first program operation of the program operation and a second program allowable voltage applied during a second program operation of the program operation are different from each other.Type: GrantFiled: April 28, 2017Date of Patent: July 24, 2018Assignee: SK hynix Inc.Inventor: Yeonghun Lee
-
Patent number: 9818758Abstract: There are provided a 3-D semiconductor device and a manufacturing method thereof. The 3-D semiconductor device includes a substrate extending along a first plane defined by first and second x and y directions, the substrate having a pipe transistor formed therein, a plurality of word lines spaced apart at regular intervals along a third direction z perpendicular to the first and second x and y directions; a first vertical plug connected to a first end of the pipe transistor by passing vertically through the word lines; a second vertical plug, connected to a second end of the pipe transistor by passing vertically through the word lines; a bit line connected to a top surface of the first vertical plug; and a source line connected to a top surface of the second vertical plug, wherein the first and second vertical plugs have different size.Type: GrantFiled: April 7, 2016Date of Patent: November 14, 2017Assignee: SK Hynix Inc.Inventor: Yeonghun Lee
-
Patent number: 9792966Abstract: A semiconductor memory device may include a memory cell array including a plurality of memory cells, and a plurality of page buffers respectively coupled to a plurality of bit lines of the memory cell array, the page buffers being supplied with internal voltages to precharge the plurality of bit lines or to sense an amount of current flowing through the plurality of bit lines, during a sensing operation, wherein each of the page buffers converts the internal voltages into supply voltages having constant potential levels.Type: GrantFiled: March 11, 2016Date of Patent: October 17, 2017Assignee: SK Hynix Inc.Inventor: Yeonghun Lee
-
Patent number: 9741408Abstract: A semiconductor memory device includes a memory cell array, and a voltage generator suitable for generating voltages supplied to the memory cell array. The memory cell array includes cell strings each including memory cells extending in a first direction and arranged in a second direction and a third direction; bit lines extending in the second direction and electrically coupled to the cell strings; and word lines extending in the third direction and electrically coupled to corresponding memory cells, wherein the word lines includes dummy word lines. A program voltage is supplied to a program word line that is electrically coupled to a memory cell to be programmed, and a level of a first dummy word line voltage supplied to a parallel dummy word line, which is disposed parallel to the program word line in the first direction is different from a level of a second dummy voltage supplied to a nonparallel dummy word line other than the parallel dummy word line.Type: GrantFiled: October 27, 2015Date of Patent: August 22, 2017Assignee: SK Hynix Inc.Inventor: Yeonghun Lee
-
Publication number: 20170229185Abstract: A semiconductor memory device includes a memory cell array including a plurality of memory cells, a peripheral circuit performing a program operation or erase operation of the memory cell array, and a control logic controlling the peripheral circuit. The control logic controls the peripheral circuit such that a first program allowable voltage applied to bit lines of the memory cell array during a first program operation of the program operation and a second program allowable voltage applied during a second program operation of the program operation are different from each other.Type: ApplicationFiled: April 28, 2017Publication date: August 10, 2017Applicant: SK hynix Inc.Inventor: Yeonghun LEE
-
Patent number: 9728265Abstract: There are provided a storage device and an operating method thereof. A storage device includes a string including a plurality of memory cells, peripheral circuits for, in a read operation of a selected memory cell, applying a read voltage to a selected word line electrically coupled to the selected memory cell, and selectively applying a first pass voltage and a second pass voltage higher than the first pass voltage to unselected word lines electrically coupled to the other unselected memory cells according to a position of the selected word line, and a controller for controlling the peripheral circuits.Type: GrantFiled: February 29, 2016Date of Patent: August 8, 2017Assignee: SK hynix Inc.Inventor: Yeonghun Lee
-
Patent number: 9679639Abstract: A semiconductor memory device includes a memory cell array including a plurality of memory cells, a peripheral circuit performing a program operation or erase operation of the memory cell array; and a control logic controlling the peripheral circuit. The control logic controls the peripheral circuit such that a first program allowable voltage applied to bit lines of the memory cell array during a first program operation of the program operation and a second program allowable voltage applied during a second program operation of the program operation are different from each other.Type: GrantFiled: February 10, 2016Date of Patent: June 13, 2017Assignee: SK hynix Inc.Inventor: Yeonghun Lee
-
Publication number: 20170133397Abstract: There are provided a 3-D semiconductor device and a manufacturing method thereof. The 3-D semiconductor device includes a substrate extending along a first plane defined by first and second x and y directions, the substrate having a pipe transistor formed therein, a plurality of word lines spaced apart at regular intervals along a third direction z perpendicular to the first and second x and y directions; a first vertical plug connected to a first end of the pipe transistor by passing vertically through the word lines; a second vertical plug, connected to a second end of the pipe transistor by passing vertically through the word lines; a bit line connected to a top surface of the first vertical plug; and a source line connected to a top surface of the second vertical plug, wherein the first and second vertical plugs have different size.Type: ApplicationFiled: April 7, 2016Publication date: May 11, 2017Inventor: Yeonghun LEE
-
Patent number: 9646698Abstract: A semiconductor memory device includes a plurality of memory cells and an X-decoder. The plurality of memory cells are connected to a word line. The X-decoder is connected to the word line, and applies an operating voltage to the word line. In the semiconductor memory device, tunnel insulating layers included in the plurality of memory cells have different thicknesses according to distances of the plurality of memory cells from the X-decoder.Type: GrantFiled: July 30, 2015Date of Patent: May 9, 2017Assignee: SK Hynix Inc.Inventor: Yeonghun Lee
-
Publication number: 20170125102Abstract: A memory device includes a plurality of memory cells each programmed to have any one program state among a plurality of program states divided based on a threshold voltage thereof, and a peripheral circuit for performing a main program operation on the plurality of memory cells, and performing an additional program operation on at least one memory cell of which a threshold voltage regarding the main program operation is changed while the main program operation is being performed.Type: ApplicationFiled: March 22, 2016Publication date: May 4, 2017Inventor: Yeonghun LEE
-
Publication number: 20170117025Abstract: A semiconductor memory device may include a memory cell array including a plurality of memory cells, and a plurality of page buffers respectively coupled to a plurality of bit lines of the memory cell array, the page buffers being supplied with internal voltages to precharge the plurality of bit lines or to sense an amount of current flowing through the plurality of bit lines, during a sensing operation, wherein each of the page buffers converts the internal voltages into supply voltages having constant potential levels.Type: ApplicationFiled: March 11, 2016Publication date: April 27, 2017Inventor: Yeonghun LEE
-
Publication number: 20170084341Abstract: There are provided a storage device and an operating method thereof. A storage device includes a string including a plurality of memory cells, peripheral circuits for, in a read operation of a selected memory cell, applying a read voltage to a selected word line electrically coupled to the selected memory cell, and selectively applying a first pass voltage and a second pass voltage higher than the first pass voltage to unselected word lines electrically coupled to the other unselected memory cells according to a position of the selected word line, and a controller for controlling the peripheral circuits.Type: ApplicationFiled: February 29, 2016Publication date: March 23, 2017Inventor: Yeonghun LEE
-
Publication number: 20170076803Abstract: A semiconductor memory device includes a memory cell array including a plurality of memory cells, a peripheral circuit performing a program operation or erase operation of the memory cell array; and a control logic controlling the peripheral circuit. The control logic controls the peripheral circuit such that a first program allowable voltage applied to bit lines of the memory cell array during a first program operation of the program operation and a second program allowable voltage applied during a second program operation of the program operation are different from each other.Type: ApplicationFiled: February 10, 2016Publication date: March 16, 2017Inventor: Yeonghun LEE
-
Patent number: 9558835Abstract: Disclosed are a semiconductor device and an operating method thereof. The semiconductor device includes a plurality of memory blocks including cell strings coupled between bit lines and a source line, a peripheral circuit configured to perform an erase operation on a selected memory block among the plurality of memory blocks; and a control circuit configured to control the peripheral circuit, so that when an erase command is received, local word lines coupled to a non-selected memory block among the plurality of memory blocks are pulled to ground, the local word lines coupled to the non-selected memory block float after a pre-erase voltage lower than an erase voltage is applied to the source line, and the erase operation of the selected memory block is performed by applying the erase voltage to the source line.Type: GrantFiled: January 11, 2016Date of Patent: January 31, 2017Assignee: SK HYNIX INC.Inventor: Yeonghun Lee
-
Publication number: 20160372204Abstract: Disclosed are a semiconductor device and an operating method thereof. The semiconductor device includes a plurality of memory blocks including cell strings coupled between bit lines and a source line, a peripheral circuit configured to perform an erase operation on a selected memory block among the plurality of memory blocks; and a control circuit configured to control the peripheral circuit, so that when an erase command is received, local word lines coupled to a non-selected memory block among the plurality of memory blocks are pulled to ground, the local word lines coupled to the non-selected memory block float after a pre-erase voltage lower than an erase voltage is applied to the source line, and the erase operation of the selected memory block is performed by applying the erase voltage to the source line.Type: ApplicationFiled: January 11, 2016Publication date: December 22, 2016Inventor: Yeonghun LEE
-
Patent number: 9467050Abstract: A semiconductor apparatus includes a voltage supply circuit suitable for outputting a high voltage, a transfer circuit coupled between the voltage supply circuit and a peripheral circuit and suitable for transferring the high voltage to the peripheral circuit and a transfer control circuit suitable for outputting a transfer control signal to the transfer circuit to control the transfer of the high voltage to the peripheral circuit, wherein the transfer control circuit outputs the transfer control signal having a first positive voltage level to a gate of a transistor included in the transfer circuit when the voltage supply circuit outputs the high voltage to the transfer circuit.Type: GrantFiled: September 4, 2014Date of Patent: October 11, 2016Assignee: SK Hynix Inc.Inventors: Yeonghun Lee, Hyun Heo, Min Gyu Koo, Dong Hwan Lee
-
Publication number: 20160284410Abstract: A semiconductor memory device includes a plurality of memory cells and an X-decoder. The plurality of memory cells are connected to a word line. The X-decoder is connected to the word line, and applies an operating voltage to the word line. In the semiconductor memory device, tunnel insulating layers included in the plurality of memory cells have different thicknesses according to distances of the plurality of memory cells from the X-decoder.Type: ApplicationFiled: July 30, 2015Publication date: September 29, 2016Inventor: Yeonghun LEE