Patents by Inventor Yeshayahu Schatzberger

Yeshayahu Schatzberger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20190212442
    Abstract: A system and method for scanning a body anatomy. The system or method includes at least one first ultrasound transducer for collecting a first data set of the scanned anatomy, and at least one second ultrasound transducer for collecting a second data set of the scanned anatomy. Also are provided means for transforming at least one of the first and second data sets so that both scanned data sets are aligned together in a common coordinate system, preferably during a given scanning session.
    Type: Application
    Filed: September 18, 2017
    Publication date: July 11, 2019
    Inventors: Tomer SCHATZBERGER, Keren SCHWEITZER, Yeshayahu SCHATZBERGER
  • Patent number: 4905178
    Abstract: Normalization and scaling operations are performed by the use of the fast shifter of a micrprocessor operating in response to the system clock, rather than in response to microinstructions. By local control of the fast shifter, multiple shift steps essential to normalization and scaling operations are performed at a much faster rate than possible in the prior art wherein each bit shift must be controlled by a single microinstruction, and without the heavy cost in integrated circuit chip area that a barrel shifter requires. When a scaling or normalization operation is to be performed, the system clock is gated to the fast shifter, thus allowing the shift operation to take place in response to the gated clock. Simultaneously, when the shifting operation is taking place, a WAIT signal is provided, telling the microprocessor to postpone action on the next microinstruction until the shifter operation has been completed.
    Type: Grant
    Filed: September 19, 1986
    Date of Patent: February 27, 1990
    Assignee: Performance Semiconductor Corporation
    Inventors: Yeshayahu Mor, Yeshayahu Schatzberger, Leonardo Sandman
  • Patent number: 4858166
    Abstract: Comparison of two floating point numbers is performed using a unique algorithm, which in one embodiment is implemented very efficiently in hardware, resulting in a very significant improvement in the floating point comparison execution time. In order to perform a floating point comparison, the exponents of the two numbers to be compared are subtracted. In many cases, the exponents are not equal, and simply determining which exponent is larger, combined with the signs of the mantissas of each of the floating point numbers being compared, is sufficient to determine which of the two floating point numbers being compared is larger. Alternatively, if the exponents of the two floating point numbers being compared are equal, the mantissas may be subtracted without need for shifting mantissas in order to equalize the exponents.
    Type: Grant
    Filed: September 19, 1986
    Date of Patent: August 15, 1989
    Assignee: Performance Semiconductor Corporation
    Inventors: Yeshayahu Schatzberger, Yeshayahu Mor, Leonardo Sandman
  • Patent number: 4811211
    Abstract: A computer is sped up by reducing significantly the time necessary for the computer to detect and respond to an overflow following an ALU operation of a type which generates an overflow. This is done by assuring the next instruction in sequence is the one to be executed and in parallel detecting the occurrence of an overflow as the result of an implementation of a selected instruction and then producing a flag in response to the overflow. The flag is detected, and selected portions of the computer are disabled to inhibit any change in state within the computer following the generation of the overflow. An interrrupt sequence is then implemented to correct the output of the instruction which generated the overflow to compensate for the overflow. The next following instruction is then implemented after completion of the interrupt routine.
    Type: Grant
    Filed: September 26, 1986
    Date of Patent: March 7, 1989
    Assignee: Performance Semiconductor Corporation
    Inventors: Leonardo Sandman, Yeshayahu Mor, Yeshayahu Schatzberger
  • Patent number: 4807124
    Abstract: A microcoded data processing system utilizes common microcode execution routines for both register-to-register operations and memory-to-register operations. The system includes a memory data register for storing an operand for use in a memory-to-register operation, a pair of address registers for containing the addresses of the registers to be involved in the execution of register-to-register instructions, and circuitry responsive to generation of an instruction indicating a memory-to-register operation for generating the address of the memory data register from one of the address registers, whereby the register-to-register operations and the memory-to-register operations can share common execution routines without any performance time penalty or any increase in required microcode.The system also provides for the simultaneous generation of the addresses of all registers to be employed in instructions involving multipart operands.
    Type: Grant
    Filed: September 26, 1986
    Date of Patent: February 21, 1989
    Assignee: Performance Semiconductor Corporation
    Inventors: Yeshayahu Mor, Leonardo Sandman, Yeshayahu Schatzberger